



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 5 Issue: V Month of publication: May 2017 DOI:

www.ijraset.com

Call: 🛇 08813907089 🕴 E-mail ID: ijraset@gmail.com

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

Performance Improvement of Asymmetrical Multilevel Inverter with Different Optimization Algorithms

Ch. Manikyalarao¹, D. BhavanaRushi², SK. Rizwana³ Gudlavalleru Engineering college

Abstract: This paper presents a new asymmetrical multilevel inverter with Improved Performance by using different Optimization Algorithms. Each module produces 13 levels with four unequal DC sources and 10 switches. The proposed module makes some preferable features with a better quality than similar modules such as the low number of semiconductors and DC sources and low switching frequency. Also, this module is able to create a negative level without any additional circuit such as an Hbridge which results in reduction of voltage stress on switches. Cascade connection of the proposed structure leads to a modular topology with more levels and higher voltages. Selective harmonics elimination pulse width modulation (SHE-PWM) scheme is used to achieve high quality output voltage with lower harmonics. In this paper Particle Swarm Optimization (PSO) and Differential Evolution (DE) methods are used to generate the Pulse widths for selected Harmonic Elimination. MATLAB simulation results are presented to validate the proposed module performance. Module output voltage satisfies harmonics standard (IEEE519) without any filter in output.

Index Terms—Asymmetric, components, module, multilevelinverter, power electronics, selective harmonics elimination, Particle Swarm Optimization& Differential Evaluation.

I. INTRODUCTION

Multilevel inverters (MLIs) have been innovated as necessary cost benefit devices with a wide range of applications. They have been in the focus for decades because of interesting features such as high quality output voltage, operation in high voltage/power, low stress on switches, etc. Multilevel converters have a wide range of applications which has rapidly developed the area of power electronics with good potential for further technology [1-6]. They canbe used in photovoltaic systems, wind farms, and HVDC systems. Multilevel converters are different arrangements of semiconductor switches with DC links to create N-level output waveform which are divided into three main categories [7]: Neutral Point Clamped (NPC), Flying Capacitor (FC) and Cascade H-Bridge (CHB). In 1981, NPC was introduced as the first multilevel converter which can be used in medium voltage applications [8]. Early 1990s, FC was presented [9] and in 1996, CHB was reintroduced [10]. Design of multilevel inverters depends on the number of voltage levels, number of semiconductor devices, output quality, number of DC supplies and DC link capacitors, THD amplitude, maximum voltage level, creating positive and negative level, modularity, switch stress and total standing voltage (TSV).

Researchers presented different types of modular multilevel inverters. As shown in Fig.1.a, each level is created by two switches and one source in [11]. These levels are connected in series together to achieve positive voltage levels and an auxiliary H-bridge circuit is used to create alternative voltage. Note that, H-bridge switches tolerate more voltages than other switches. As shown in Fig.1.b, the stress of H-bridge switches is divided between each sub-module [12]. Two capacitors are added for each DC source to reach more voltage levels with the penalty of using more components. Researchers tried to reach more levels with lower components. Asymmetric multilevel inverters which have unequal DC links become interesting in order to increase the quality of output waveform by minimizing the number of components. Modules are designed based on optimal using of DC links by reduced switches [13-15]. Other MLI topologies are proposed in [16-17] which are shown in Fig.1.f & Fig.1.g Also some interesting MLI topologies are investigated in [18-19].

One of the important factors of MLI design for high voltage applications is high voltage stress on the switches of the output Hbridge. Therefore, a redesign is vital to reduce the stress of the switches by dividing H-bridge voltage into all sub-modules in order to have a uniform stress on all switches which in turn leads to the increasing number of semiconductors and total standing voltage (TSV) of the module. This paper aims to achieve maximum capacity from DC link by a suitable arrangement of switches which improves economic implementation cost, switching frequency, TSV, number of levels, and THD. It presents a new asymmetric mul-

tilevel module based on cascade category which does not need any additional circuit to create negative voltage levels. Also, it makes 13 levels by reduced switches. Section Π illustrates proposed multilevel inverters including Module description, switching patterns, cascade connection and comparison table with similar modules. Selective harmonic elimination (SHE) is introduced for switching modulation in section 3. Simulation circuit is presented in Section 4. Experimental results and comparison different method for Pulse width generation are shown in sections 5. Conclusions are presented in section 6.



II. PROPOSED MOUDLE

Fig.2 shows a general schematic diagram of a typical asymmetrical multilevel inverter with two DC links for description of multilevel operation. Unequal DC links can be arranged with different connections (through switching components) in order to achieve high number of voltage levels.



Fig.2 The general structure of asymmetric multilevel inverters

For example, assuming $V_{C1}=V_{DC}$ and $V_{C2}=2V_{DC}$, voltage levels of $\pm V_{DC}$ $\pm 2V_{DC}$ and $\pm 3V_{DC}$ can be achieved by choosing suitable paths

www.ijraset.com IC Value: 45.98

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

from switches and DC links depends on the module topology. Using this idea for multilevel inverters, a different ratio of DC link voltages may be

utilized to generate the different number of output voltage levels. Elimination in harmonic content peak with a same switching frequency and the same structure is approximately expected by increasing the number of output voltage levels in the asymmetrical inverter [20].

A. Module Configuration

This paper introduces a new topology of Improved asymmetric multilevel modular with a new component arrangement including 10 switches, 10 diodes and 4 unequal DC sources (two $2V_{DC}$, two $1V_{DC}$) named as modular/Envelope type (E-Type). This arrangement synthesizes voltage sources produces 13 levels (6 positive levels, 6 negative levels and zero level) without any additional circuit. The main concept of this circuit is to create different paths from different sides of a DC source to be connected to other sources. Fig.3 shows the configuration of asymmetrical module in which DC sources are located in the middle of the circuit and are connected to gether to form different voltage levels via surrounding switch (S1-S6). A bidirectional switch (S7) is required to avoid short circuit of DC sources on left or right sides of the module. Another bidirectional switch (S8) is also needed to achieve voltage levels of $\pm 5V_{DC}$. Different switching conditions of this structure are shown in Fig.3 and Table I.



Fig. 3 Proposed E-Type module of multilevel inverter (a) Circuit topology (b)different switching states

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

TABLE I									
SWITCHING TABLE									
	S ₁	S2	S3	S ₄	S5	S6	S ₇	S ₈	
$1V_{DC}$	1	0	0	0	0	1	1	0	
$2V_{DC}$	1	0	0	0	0	0	1	1	
$3V_{DC}$	1	0	0	0	1	0	1	0	
$4V_{DC}$	1	0	0	1	0	1	0	0	
5V _{DC}	1	0	0	1	0	0	0	1	
6V _{DC}	1	0	0	1	1	0	0	0	
$-1V_{DC}$	0	1	0	0	1	0	1	0	
$-2V_{DC}$	0	1	0	0	0	0	1	1	
-3V _{DC}	0	1	0	0	0	1	1	0	
$-4V_{DC}$	0	1	1	0	1	0	0	0	
-5V _{DC}	0	1	1	0	0	0	0	1	
-6V _{DC}	0	1	1	0	0	1	0	0	
	1V _{DC} 2V _{DC} 3V _{DC} 4V _{DC} 5V _{DC} -1V _{DC} -2V _{DC} -3V _{DC} -3V _{DC} -5V _{DC} -6V _{DC}	S1 1VDC 1 2VDC 1 3VDC 1 4VDC 1 5VDC 1 6VDC 1 -1VDC 0 -2VDC 0 -3VDC 0 -3VDC 0 -4VDC 0 -5VDC 0 -5VDC 0 -5VDC 0 -5VDC 0	$\begin{array}{c ccccc} & & & & & \\ & & S_1 & S_2 \\ \hline 1 V_{DC} & 1 & 0 \\ 2 V_{DC} & 1 & 0 \\ \hline 2 V_{DC} & 1 & 0 \\ \hline 3 V_{DC} & 1 & 0 \\ \hline 4 V_{DC} & 1 & 0 \\ \hline 5 V_{DC} & 1 & 0 \\ \hline 5 V_{DC} & 1 & 0 \\ \hline -1 V_{DC} & 0 & 1 \\ \hline -2 V_{DC} & 0 & 1 \\ \hline -2 V_{DC} & 0 & 1 \\ \hline -3 V_{DC} & 0 & 1 \\ \hline -5 V_{DC} & 0 & 1 \\ \hline -5 V_{DC} & 0 & 1 \\ \hline -6 V_{DC} & 0 & 1 \\ \hline \end{array}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	NABLE I SWITCHING TABLE S1 S2 S3 S4 1VDC 1 0 0 0 2VDC 1 0 0 0 3VDC 1 0 0 0 4VDC 1 0 0 1 5VDC 1 0 0 1 6VDC 1 0 0 1 -1VDC 0 1 0 0 -2VDC 0 1 0 0 -2VDC 0 1 0 0 -3VDC 0 1 0 0 -4VDC 0 1 1 0 -5VDC 0 1 1 0 -6VDC 0 1 1 0	NABLE I SWITCHING TABLE S1 S2 S3 S4 S5 1VDC 1 0 0 0 0 2VDC 1 0 0 0 0 3VDC 1 0 0 0 1 4VDC 1 0 0 1 0 5VDC 1 0 0 1 0 6VDC 1 0 0 1 1 -1VDC 0 1 0 0 1 1 -1VDC 0 1 0 0 1 1 -1VDC 0 1 0 0 1 1 -2VDC 0 1 0 0 0 1 -2VDC 0 1 0 0 0 1 -3VDC 0 1 1 0 0 0 -5VDC 0	TABLE I SWITCHING TABLE SI S2 S3 S4 S5 S6 1VDC 1 0 0 0 0 1 2VDC 1 0 0 0 0 1 0 3VDC 1 0 0 0 1 0 0 4VDC 1 0 0 1 0 1 0 1 5VDC 1 0 0 1 0 1 0 1 0 6VDC 1 0 0 1 1 0 0 1 0 0 -1VDC 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 0 1 0 0 0 1 0 0 0	TABLE I SWITCHING TABLE S1 S2 S3 S4 S5 S6 S7 1VDC 1 0 0 0 0 1 1 2VDC 1 0 0 0 0 1 1 3VDC 1 0 0 0 1 0 1 4VDC 1 0 0 1 0 1 0 1 5VDC 1 0 0 1 0 0 1 0 1 6VDC 1 0 0 1 1 0 0 1 -1VDC 0 1 0 0 1 1 0 1 1 -2VDC 0 1 0 0 1 1 1 1 1 -2VDC 0 1 0 0 0 1 1 1 1 1	

As shown in Table I, switch pairs (S1, S4) and (S2, S3) belong to positive and negative levels, respectively. In addition, (S1, S2) and (S3, S4) cannot be on at the same time. Fig.4 shows output voltage of the proposed inverter with the associated pulse pattern in one cycle of fundamental voltage. As shown in Fig.4, switches S1, S2, S3, S4 and S7 are turned on and off in low frequency which reduces switching losses to a great extent. Other switches also operate in a reasonable switching frequency. Table II shows comparison of different modular type multilevel inverters.



Fig.4 switching pattern of proposed converter in one cycle

TABLE II

COMPARISON OF SOME MODULAR MULTILEVEL INVERTER TOPOLOGY									
	NDC	EC	CUD	MLDCL	2CLHB	CSMLI	U-cell	2DCLML	PROPOESD
	NPC	rU	CHB	[11]	[12]	[14]	[15]	[19]	(E-Type)
Num. of Switches	2(N _L -1)	2(N _L -1)	2(N _L -1)	NL+3	N _L +1	N _L +1	N _L +1	N _L -1	5(N _L -1)/6
Num. of Diodes	N _L +1	2(N _L -1)	2(N _L -1)	NL+3	N _L +1	N _L +1	N _L +1	7(N _L -1)/3	5(N _L -1)/6
Num. of DC links	(N _L -1)/2	(N _L -2)	(N _L -1)/2	(N _L -1)/3	(N _L -1)/3				
TSV* (xV _{DC})	2(N _L -1)	2(N _L -1)	2(N _L -1)	3(N _L -1)	2(N _L -1)	2(N _L -1)	2(N _L -1)	2(N _L -1)	10(N _L -1)/6
Negative level	With at least Two arms	With at least Two arms	With H-Bridge	With H-Bridge	With H-Bridge	With H-Bridge	With H-Bridge	inherent	inherent
Num. of switches in terms of DC links	4	2+ 2/(NL-2)	4	1/3+ 4/3(NL-1)	2+ 4/(NL-1)	2+ 4/(NL-1)	2+ 4/(NL-1)	3	5/2
PIV** in terms of DC source	4	2+ 2/(NL-2)	4	6	4	4	4	6	5

* Total Standing Voltages **Peak Inverse Voltage

III. SELECTIVE HARMONIC ELIMINATION MODULATION METHOD

Selective harmonic elimination modulation (SHE-PWM) method is utilized in this paper to create pulse pattern for the proposed inverter. In this method, as shown in Fig.5, different angles ($\alpha_1, ..., \alpha_6$) are calculated to form a staircase multilevel waveform with the lowest possible THD. The method is implemented based on optimization techniques where each desired harmonic order can be eliminated. Selection of switching angles for a multilevel converter is presented in [21-22] using a phase-shift harmonic suppression approach. Generally, SHE-PWM is based on the Fourier series decomposition of the periodic PWM voltage waveform and calculation of the switching angles (α_i) in order to eliminate selected low harmonic orders. Fourier series of a periodic function can be written as:

$$f_n(t) = \frac{a_0}{2} + \sum_{n=1}^{\infty} (a_n \sin(2\pi n t/T) + b_n \cos(2\pi n t/T))$$
(1)

As $f_n(t)$ is odd, the equation can be rewritten as:

$$f_n(t) = \sum_{n=1}^{\infty} (b_n \cos(2\pi n t/T))$$
(2)

Where b_n as follows, v is step level voltage:

$$b_n = \frac{4v}{n\pi} \sum_{i=1}^{i} \sin(n\alpha_i)$$
(3)

In the proposed topology, as shown in Fig.3, there are 6 voltage levels in quarter-wave symmetry and therefore 6 switching angles (α_i) have to be calculated. Third harmonic multiples are eliminated in three phase systems. Thus 9th and 15th harmonics are not considered in the equations. It helps to consider more harmonic components in equations for elimination (such as 17th and 19th instead of 9th and 15th). 3rd is just considered for its higher amount in equations in single phase [23] systems to reduce THD%. To eliminate 3th, 5th, 7th, 11th, 13th, 17th and 19th harmonic orders, (4) have to be solved in order to achieve α 1 to α 6 with the condition of $0<\alpha 1<\alpha 2<\alpha 3<\alpha 4<\alpha 5<\alpha 6<\pi 2$. Table III shows the results for the degree of each step level with m_a varies from 0 to 1 with 0.01 variations. The below equations are used in Particle Swarm Optimization (PSO) Algorithm and Differential Evolution (DE) Algorithm to generate the Optimized angles to Eliminate Selected Harmonics, Those are shown below table III and IV respectively.



Fig.5 Wave form of selective harmonic elimination to find α_i (Quarter wave symmetry)

TABLE IIIDEGREE OF EACH STEP LEVELWITH $m_a = 0$ to 1 by PSO at $C_1 = 1$ and $C_2 = 3$

α	α ₁	α2	α3	α_4	α ₅	α ₆	THD
Degree	5.2899	16.2725	22.2859	33.6120	49.0228	63.1949	3.15%

TABLE IVDEGREE OF EACH STEP LEVELWITH $m_a = 0$ to 1 by DE at CR=0.8 and F=0.5

α	α ₁	α2	α ₃	α4	α ₅	α ₆	THD
Degree	5.3201	16.2308	22.3235	33.5857	49.0247	63.1779	3.14%

The Convergence graphs of THD vs Number of iterations for the PSO and DE Algorithms are shown in below fig.6 and fig.7 re-

spectively.



IV. SIMULATION CIRCUIT

The Simulation Circuit for the Proposed Topology is shown in the below fig.8 and Control logic for switching pattern of proposed model is shown in below fig.9.



Fig.8.Simulink model for Proposed Circuit

V. EXPERMENTAL RESULTS

The proposed multilevel module is simulated by using MATLAB to examine the performance of proposed module. Fig.9 shows the output voltage of 13-levels (Each level is 50 volts) of the proposed multilevel inverter with SHE modulation switching method with 3.15% THD by using PSO Algorithm and 3.14% by using Differential Evolution (DE) Algorithm. FFT analysis is shown in below fig.10 and fig.11. And comparison table for Newton Raphson (NR), PSO and DE methods are shown in Table V. It satisfied IEEE 519 (i.e. max. of THD%: 8%, max. of THD for each order: 5%). Here considered voltage sources are two 50V and two 100V and Resistance(R)=150ohms.



Fig.9. Thirteen level inverter output voltage and current waveforms for PSO and DE method

www.ijraset.com IC Value: 45.98

International Journal for Research in Applied Science & Engineering Technology (IJRASET)



Fig.10 Output voltage and FFT analysis of proposed multilevel by using DE Algorithm



Fig.11 Output voltage and FFT analysis of proposed multilevel by using DE Algorithm

International Journal for Research in Applied Science & Engineering Tech-

nology (IJRASET)

TABLE V

α_i	THD						
Degree	4.9183	16.2842	26.2549	31.1794	51.2926	64.5696	5.24%
Degree	5.2899	16.2725	22.2859	33.6120	49.0228	63.1949	3.15%
Degree	5.3201	16.2308	22.3235	33.5857	49.0247	63.1779	3.14%

NR-Newton Raphson Method

VI. CONCLUSION

This paper presented a new multilevel inverter module which can generate 13 levels with less number of components. It can be used in high voltage high power applications with unequal DC sources. This module can be easily modularized; it can be used in cascade arrangements to form high voltage outputs with low stress on semiconductors and lowering the number of devices. Modular connection of these modules leads to achieve more voltage levels with different possible paths. It causes an improvement in the reliability of the modular inverter which enables it to use different paths in case of malfunction for a switch or a driver. The main advantage of proposed module is its ability to generate both positive and negative output voltage without any H-bridge circuit at the output of the inverter. THDv% is obtained 3.15% and 3.14% for PSO and DE methods respectively And comparison different methods to generate pulse widths are shown in table V. The simulation results are satisfying harmonics standard (IEEE519).

REFERENCES

- R. Feldman, M. Tomasini, E. Amankwah, J.C. Clare, P.W. Wheeler, D.R. Trainer, R.S. Whitehouse, "A Hybrid Modular Multilevel Voltage Source Converter for HVDC Power Transmission," IEEE Trans. Ind. Appl., vol.49, no.4, pp.1577–1588, July-Aug. 2013.
- [2] M. Odavic, V. Biagini, M. Sumner, P. Zanchetta, M. Degano, "Low Carrier–Fundamental Frequency Ratio PWM for Multilevel Active Shunt Power Filtefor Aerospace Applications," IEEE Trans. Ind.Appl., vol.49, no.1, pp.159–167, Jan.-Feb. 2013.
- [3] Liming Liu, Hui Li, Seon-Hwan Hwang, Jang-Mok Kim, "An Energy-Efficient Motor Drive With Autonomous Power Regenerative Control System Based on Cascaded Multilevel Inverters and Segmented Energy Storage," IEEE Trans. Ind. Appl., vol.49, no.1, pp.178–188, Jan.-Feb. 2013.
- [4] Yushan Liu, BaomingGe, H. Abu-Rub, F.Z. Peng, "An Effective Control Method for Quasi-Z-Source Cascade Multilevel Inverter-Based Grid-Tie Single-Phase Photovoltaic Power System," IEEE Trans. Ind.Inform., vol.10, no.1, pp.399–407, Feb. 2014.
- [5] Jun Mei, Bailu Xiao, KeShen, L.M. Tolbert, Jian Yong Zheng, "Modular Multilevel Inverter with New Modulation Method and Its Application to Photovoltaic Grid-Connected Generator," IEEE Trans. onPower Electron., vol.28, no.11, pp.5063–5073, Nov. 2013.
- [6] J.R. Rodriguez, E.L. Moreno-Goytia, V. Venegas-Rebollar, "A transformerless, single DC-input, DC-AC 7-levels boost converter for PV applications," North American Power Symposium (NAPS), 2011, vol.1, no.1, pp.1–6, Aug. 2011.
- [7] J. Rodriguez, J.S. Lai and F.Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," IEEE Trans. on Power Electron., vol. 49, no. 4. pp. 724–738, Aug. 2002.
- [8] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," IEEE Trans. Ind. Appl., vol. IA–17, no. 5, pp. 518–523, Sep./Oct. 1981.
- [9] T. A. Meynard and H. Foch, "Multi-level choppers for high voltage appli- cations," in Proc. Eur. Conf. Power Electron. Appl., vol.2, pp.45–50, 1992.
- [10] F.Z. Peng, J.-S. Lai, J.W. McKeever and J. Van Coevering," Amultilevel voltage source inverter with separate DC sources for static var generation," IEEE Trans. Ind. Appl., vol. 32, no. 5, pp. 1130–1138, Sep./Oct. 1996.
- [11] E. Babaei and S. H. Hosseini, "New cascaded multilevel inverter topology with minimum number of switches," Elsevier J. EnergyConvers. Manage, vol. 50, no. 11, pp. 2761–2767, Nov. 2009.
- [12] E. Babaei, M.F. Kangarlu, M. Sabahi, "Extended multilevel converters: an attempt to reduce the number of independent DC voltage sources in cascaded multilevel converters" IET Power Electron., Volume 7, Issue 1, p. 157–166, Jan. 2014.
- [13] K.K. Gupta and S. Jain, "Topology for multilevel inverters to attain maximum number of levels from given DC sources" IET PowerElectron., Volume 5, Issue 4, p. 435–446, Apr. 2012.
- [14] M. FarhadiKangarlu, E. Babaei, "Cross-switched multilevel inverter: an innovative topology," IET Power Electronics, vol.6, no.4, pp.642–651, Apr. 2013
- [15] Y. Ounejjar, K. Al-Haddad, L.-A. Grégoire, "Packed U Cells Multilevel Converter Topology: Theoretical Study and Experimental Validation" IEEE Trans. Ind. Electron., Vol. 58, no.4, P.1294–1306, Apr. 2011.
- [16] R.S. Alishah ; S.D. Nazarpour , H. Hosseini, M. Sabahi, "New hybrid structure for multilevel inverter with fewer number of components for high-voltage levels" IET Power Electron., Vol 7, Issue 1, p. 96–104, Jan. 2014.
- [17] M.F. Kangarlu, E. Babaei, "A Generalized Cascaded Multilevel Inverter Using Series Connection of Submultilevel Inverters," IEEE Trans. onPower Electron., vol.28, no.2, pp.625–636, Feb. 2013.
- [18] K.K. Gupta, A. Ranjan, P. Bhatnagar, L.K. Sahu, S. Jain, "Multilevel Inverter Topologies with Reduced Device Count: A Review," IEEETrans. on Power Electron., vol.31, no.1, pp.135–151, Jan. 2016.
- [19] A. Mokhberdoran, A. Ajami, "Symmetric and Asymmetric Design and Implementation of New Cascaded Multilevel Inverter Topology," IEEETrans. on Power Electron., vol.29, no.12, pp.6712–6724, Dec. 2014.
- [20] FiruzZare, "Power electronics education electronic-book." School of Engineering Systems, Queensland University of Technology, [Brisbane,Qld.], 2008.

www.ijraset.com

IC Value: 45.98

www.ijraset.com IC Value: 45.98 International Journal for Research in Applied Science & Engineering Tech-

nology (IJRASET)

- [21] Li Li, D. Czarkowski, Yaguang Liu, P. Pillay, "Multilevel selective harmonic elimination PWM technique in series-connected voltage inverters," IEEE Trans. Ind. Appl., vol.36, no.1, pp.160–170, Feb 2000.
- [22] M.S.A. Dahidah, G. Konstantinou, V.G. Agelidis, "A Review of Multilevel Selective Harmonic Elimination PWM: Formulations, Solving Algorithms, Implementation and Applications," IEEE Trans. onPower Electron., vol.30, no.8, pp.4091–4106, Aug. 2015.
- [23] EmadSamadaei, SayyedAsgharGholamian ,AbdolrezaSheikholeslami, JafarAdabi, "An Envelope Type(E-Type) Module: Asymmetrical Multilevel Inverters With Reduced Components," IEEE Trans. Ind. Appl., July-Aug. 2016.

AUTHOR DETAILS



CherukuriManikyalarao was born in machilipatnam in 1993.He received B.Tech Degree in Electrical & Electronics Engineering from Sri Vasavi Institute Engineering and Technology,Nandamuru affiliated to Jawaharlal Technology University Kakinada 2015.At present doing Post Graduation in Gudlavalleru Engineering College in Gudlavalleru and Specialization in Power Electronics and Electric Drive (PEED).



D. BhavanaRushi received B. Tech degree in Electrical and Electronic Engineering from Gudlavalleru Engineering college, Gudlavalleru affiliated to JNTUK in 2009. He received M. Tech degree in Electrical and Electronic Engineering with specialization in power systems of Engineering from RVR & JC Engineering college, ANU in 2012. His area of interests are power systems, Power Electronics and Power Quality. He is presently working as an Assistant Professor in Electrical and Electronics Engineering neering Department in Gudlavalleru.



Sk. Rizwana received B.Tech degree in Electrical & Electronics Engineering from RVR & JC EngineeringCollege, ANU in 2010.She received M.Tech degree in Electrical &Electronics Engineering with specializationin Power systems of engineering from RVR & JC EngineeringCollege, ANU in 2012. Her areas of interest are Power Systems, Power Electronics and Power Quality. She is presently workingas an Assistant Professor in Electrical and ElectronicsEngineering Department in Gudlavalleru.











45.98



IMPACT FACTOR: 7.129







INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24*7 Support on Whatsapp)