



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 11 Issue: VIII Month of publication: Aug 2023 DOI: https://doi.org/10.22214/ijraset.2023.55432

www.ijraset.com

Call: 🕥 08813907089 🔰 E-mail ID: ijraset@gmail.com



Design of Double 16_32 – Bit RISC Processor

Nagendra Prasad N¹, Dr. Sujatha Hiremath², Arjumanth Farraj³ Department of ECE, RV College of Engineering

Abstract: The SOCs built today offer a high level of functionality, serve a variety of applications, and improve in efficiency and cost. Embedded systems also face area and power consumption constraints in addition to real-time challenges. The main objective is to design and implement a 32-bit High-performance RISC (Reduced Instruction Set Computer) Processor architecture. The Processor is designed as an instantiation of submodules using Verilog HDL (Hardware Description Language). a 16-bit compatibility is introduced which makes use of the ISA to execute two 16bit operations at the same time and thus provides the capability to switch and execute both 32-bit and two 16-bit operations using the execution unit. The ISA is modified to meet the requirement to execute both 16-bit operation and 32-bit operations. Each of these instructions are independent of the other instruction and can be executed simultaneously. This enables the RISC based architecture to also enhance the speed of the design by a factor of 2 for 16 bit operations.

Keywords: RTL,RISC architecture, 32-bits, 16-bits, Verilog, variable frequency, ISA(instruction set architecture)

I. INTRODUCTION

Processors are an essential part of any electronic gadgets used to control and operate various functionality according to the user's needs MIPS is an architecture that is used to design a MIPS-based RISC processor. MIPS design is based on the RISC principle, so it has fixed length instructions with a few different formats. It also emphasizes the load/store architecture. The access time of the register is much faster than the access time of memory, so it is more advantageous in terms of speed to perform any operations in an on-chip register rather than in memory. To eliminate the impact of memory operation, MIPS uses load store architecture where memory access is only required when load and store instructions are being fetched. However, nowadays, performance is an essential parameter for any electronic gadget, so to improve the overall performance. Still, hazards have to be dealt with using a pipeline MIPS processor. Data hazard occurs in a pipeline when an instruction depends on the result of the previous instruction that is already in process and not fully executed. Hazards can be rectified by adding an extra hardware unit known as a forwarding unit that directly forwards the result of ALU through some multiplexer as an input of ALU for the next instruction if required. Computer architecture composes of computer organization and the Instruction Set Architecture, ISA. ISA gives a logical view of what a computer is capable of doing and when you look at computer organization, it basically talks about how ISA is implemented. Both these put together is normally called computer. There are two main architectures around which most of the Processors are designed around: Complex Instruction Set Computer (CISC) and Reduced Instruction Set Computer (RISC). RISC is one of the types of microprocessors that uses an extremely improved set of instructions. It is used as an alternative of CISC and it's considered to be the most efficient CPU architecture

II. METHODOLOGY

The flow diagram as shown in figure 1 indicate the RTL to GDS flow where the RTL code is functionally verified using the NC launch simulator and the synthesis process starts to create the gate-level netlist for the design is obtained where the required constraints and the required technology library files are necessary for the optimization and mapping to the particular technology library to take place. The gate-level netlist becomes the input file for the Cadence INNOVUS tool to start with the physical design process. Below steps indicate the flow



© IJRASET: All Rights are Reserved | SJ Impact Factor 7.538 | ISRA Journal Impact Factor 7.894 |



International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538 Volume 11 Issue VIII Aug 2023- Available at www.ijraset.com

- In this design, four stages of pipeline which are Instruction Fetch(IF), Instruction Decode(ID), Execute Stage(EX), Memory Access, and Write Back Stage(MEM WB) have been carried out. The sub-module of the processor will be first designed, coded, and tested by employing bottom-up design methodology.
- 2) Once all sub-modules were designed and established to be fully functional, they were instantiated into a top module to develop the RISC processor.
- 3) The processor will then be tested by executing a comprehensive set of instructions while verifying proper functionality and timing.
- 4) The synthesis of the top-level module gives the gate level netlist for the PD process.
- 5) The physical design process starts once the design is functionally verified.
- 6) Physical design part includes partitioning, floor planning and routing.
- 7) In partitioning complex circuit will be reduced into simple blocks.
- 8) During the floor planning process, all the blocks will be assigned with proper boundary.
- 9) In the routing part, depending upon the requirement local and global routings will be carried.
- 10) The physical design process takes the netlist, .sdc, .lib, .lef files for both placement and routing of the design.
- 11) The placement of the design takes place based on the technology library file and library exchange format file which contains all the metal layer information, design rules, and abstract-level information.
- 12) Based on this file, placement of the standard cells in the gate-level netlist will be placed on the core area of the design partition.

The architecture of the design is illustrated below figure 2



Figure 2. Architecture of the RISC processor

III.IMPLEMENTATION

All RISC instructions can be classified into three groups in terms of instruction encoding:

- 1) R type (Register)
- 2) I type (Immediate)



International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538 Volume 11 Issue VIII Aug 2023- Available at www.ijraset.com

ISA OPCODE VALUES	FOR THE INSTRUCTION
INSTRUCTION	OPCODE
ADD	0000
SUB	0001
MUL	0010
AND	0011
OR	0100
NOT	0101
LW	0110
SW	0111
ADDI	1000
SUBI	1001
ANDI	1010
ORI	1011
NOTI	1100

	TAE
ISA OPCODE VALUES FOR THE INSTRUCTION	ISA OPCODE VALUES

The Opcodes for the different instructions which can be executed is illustrated in the table 1.

The ISA for the 32 bit instruction set is illustrated below in the figure 3.



- The most significant bits from 31:26 contains the opcode for the type of operations to be performed.
- The Source Register address is obtained from the bits 25:21
- The secondary Register address is obtained from the bits 20:16
- The destination Register address is obtained from the bits 15:11
- The Immediate values is provided from the bits 10:0 in the instructions

3) 16-Bit Compatibility

The instruction set architecture and the decoding by the decoder are built in such a way that two 16-bit instructions can be decoded and executed at the same time. No additional hardware is required for the registers and the execution units. However, there is additional hardware required for the decoding operations. This provides the ability to switch and execute both 32-bit and two 16-bit operations using the same execution unit.

There are multiple advantages of such a methodology:

- The speed of operations is increased by a factor of 2.
- The number of registers is increased by a factor of 2.
- The power consumption remains the same as that of the 32-bit instructions.
- Multi-thread operation is obtained by this method.

The ISA structure of the dual 16-bit execution methodology is shown in figure 4.

Opcode1	Source	Secondary	Destination	Source	Secondary	Opcode2
	Reg1	Reg1	Reg	Reg2	Reg2	

Figure 4. ISA for the dual 16-bit operation Architecture

• Opcode1 indicates the opcode for the Source Reg1 and Secondary Reg1



International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538 Volume 11 Issue VIII Aug 2023- Available at www.ijraset.com

- Source Reg 1 indicates the address of the Source Reg1
- Secondary Reg 1 indicates the address of the Secondary Reg1
- Destination Reg indicates the address of the final Destination Register.
- Source Reg 2 indicates the address of the Source Reg2,
- Secondary Reg 2 indicates the address of the Secondary Reg2
- Opcode2 indicates the opcode for the Source Reg2 and Secondary Reg2

The idea behind the execution of two 16-bit operations is the division of a single 32-bit register into Higher and Lower words. The instruction set architecture is divided into 2 words. The most significant Word controls the most significant words of all the registers and the lower Word controls the lower words of the Registers.



Figure 5 The flow diagram from the RTL to Physical implementation

- Figure 5 represents the block diagram of the RISC processor the blocks include instruction Memory, program counter, Instruction Register, Instruction decoder, Registers, Instruction Execution, ALU, Memory Operations, and data memory.
- Once the design is functionally verified the physical design process is carried out.
- The Flow diagram in figure 3.6.7 indicates the flow of the physical implementation.
- Physical design part includes partitioning, floor planning and routing.
- In partitioning complex circuit is reduced into simple blocks.
- During the floor planning process, all the blocks has been assigned with proper boundaries.
- Placement operation is performed.
- In the routing part, depending upon the specification local and global routings is carried out.
- The physical design process takes the netlist, sdc, .lib, .lef files for both placement and routing of the design.
- The placement of the design takes place based on the technology library file and library exchange format file which contains all the metal layer information, design rules and abstract level information.
- Based on this file, placement of the standard cells in the gate level netlist will be placed on the core area of the design partition.
- The Static timing analysis is performed and the worst negative slack is determined
- Based on negative time slack the placement of the cell is performed to ensure the slack is not negative
- The static timing analysis of the optimized placement is obtained to ensure that the worst negative slack is positive.



IV.RESULTS AND ANALYSIS



Figure 6. Illustrates the synthesized gate level netlist top module

The figure 6. indicates the top most block that is the Integration_Top block. The top block contains the remaining blocks ID_ALU (Instruction_decode and Execution), the IM (Instruction memory), PC (Program Counter), IF (instruction Fetch) and the Memory_loader.

In the Synthesized design however only two blocks are created that is the ID_ALU and the IM blocks. The other blocks have been ungrouped so as to form a simpler and optimized final design. This process is called ungrouping which has been enabled to reduce area and power consumptions

Table 2	
Power Consumed by the synthesised de	esign

Types Of Power Consumptions:	Power consumed
Leakage Power	38.332 nW
Dynamic Power	1.1649 mW
Total Power	1.1649 mW

The power report for the synthesized design is shown in the table 2.

Objects		_ 🗆 🖻 ×) Inte	gratio	n_Top.v* X 🖀 Untitled 1* X	- 12 ×
	88			D:/2r	ndsem/i	minor_project_final/Integration/integration.srcs/sources_1/new/Integration_Top.v	
Name	Value	Data Type	· 🖬	356	1	initial	^
🖃 🥳 Reg[1023:0][3	. X,X,X,X,X,X,X,	Array	0	358	1	pedin	
⊕	х	Array	a.	359			
	x	Array	6	360		// memory[0] = 32'b000110 0000 0010 XXXX 0001 0110 000110.//IH R0 2 IH R1 6	
🕀 🥳 [21][31:0]	X	Array		261		// memory[0] - 52 bbollo_0005_001_0000_001_010_0001_001_000100.//# R 50 ADD D1 2	
10 10 10 10 10 10 10 10 10 10 10 10 10 1	x	Array	12	361		// memory[1] = 32 bbaaaaa aaaa aaaa aaaa aaaa aaaa aaa	
H 😽 [19][31:0]	X	Array		262			
18][31:0]	x	Array		363		// memory[3] = 32'5000111'0001'0000'00000000000000000000	
H 😽 [17][31:0]	x	Array	//	364		memory[0] = {{1W},{1'b0,R0},{1'b0,x},{1'b0,x},{11'b00000001010}};//Lw R0 10	
· 🗟 🥳 [16][31:0]	x	Array	1	365	9	memory[1] = {{ADDI}, {1'b0, R0}, {1'b0, x}, {1'b0, R2}, {11'b0000011001}}; //ADDI R0 25 and store	1n R2
🕀 😽 [15][31:0]	x	Array		366		memory[2] = {{ADD}, {1'b0, R0}, {1'b0, R2}, {1'b0, R3}, {11'b0}}; //ADD R0 R2 store in R3	
H 🔞 [14][31:0]	x	Array		367		<pre>memory[3] = 32'b000111_00011_00000_000000_0000000010;// store the R3 content in memory of a</pre>	ddres
🕀 🧑 [13][31:0]	x	Array	1 45	368	1	<pre>// memory[4] = 32'b010011_00001_00010_000000000011;</pre>	
H 😽 [12][31:0]	x	Array	4	369	1	<pre>// memory[5] = 32'b010000_00101_00101_00000_0000010000;</pre>	
🕀 😽 [11][31:0]	X	Array	49	370		<pre>// memory[6] = 32'b000000_00100_00101_00000000001;</pre>	
10][31:0]	x	Array		371		<pre>// memory[7] = 32'b000000_00100_00001_00001_0000000000;</pre>	
🕀 🧑 [9][31:0]	х	Array	V	372		<pre>// memory[8] = 32'b000000 01000 00001 00010 0000000001;</pre>	
H 🔞 [8] [31:0]	х	Array		373			
	X	Array		374	0 1	if (rst)	
(6)[31:0]	x	Array	1	375	t	begin	
[5][31:0] [5][31:0] [5][31:	x	Array		376	0	memory[0] = 32'b0;	
(4)[31:0]	X	Array		377	õ	memory[1] = 32'b0:	
± 🔞 [3][31:0]	45	Array		378	õ	memory[2] = 32'b0:	
12[31:0]	35	Array		379	õ	memory(3) = 32'b0+	
tt 🔞 [1][31:0]	x	Array		380	ŏ	memory[0] = 3200.	
₩ 🔞 [0][31:0]	10	Array		000	~	memory[4] - 32 boy	~
optype[3:0]	0001	Array				<	>

Figure 7 instruction execution of 32 bits.

The simulation results are illustrated below indicating a 32 bit instruction execution and also two 16 bit parallel execution. The following instruction of 32 bits is executed ADD R0 R2 STORE IN R3



International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538

Volume 11 Issue VIII Aug 2023- Available at www.ijraset.com

Values in R0 register is added with the contents in the R2 register and the sum is stored in the R3 register. As shown in the figure 7.

Objects	_		W	Inte	grati	on_Top.v 🗙 🛞 integration_tb.v 🗴 🗮 Untitled 2 🗙	× ځا 1
	68		-	D:/2r	ndsem	/minor_project_final/Integration/integration.integration.srcs/sources_1/new/Integration_Top.v	
Name	Value	Data Typ	6	345		R3=4'd3,	^
🖃 🥳 Reg[1023:0][3	XXXXXXXXX,XX	Array	01	347		R5=4'd5,	
the second seco	XXXXXXXXXX	Array	Do	348		R6=4'd0,	
1 (20)[31:0]	XXXXXXXXXX	Array	0	349		R7=4*d7,	
19][31:0]	XXXXXXXXX	Array		350		B8=4'd8.	
18][31:0]	XXXXXXXXXXX	Array	h	351		R9=4'd9.	
1/][31:0]	XXXXXXXX	Array	1 v	352		B10=4'd10	
16][31:0]	XXXXXXXXXX	Array	10	353		v=4 the very	
(15)[31:0]	XXXXXXXX	Array	11	354			
14][31:0]	XXXXXXXX	Array		255			
	****	Array	D.	250			
	XXXXXXXX	Array		330			
	XXXXXXXXX	Array	A	357		Initial	
- (10][31:0]	XXXXXXXX	Array		358		begin	
(9][31:0]	****	Array	an a	359			
	XXXXXXXX	Array	0	360	0	memory[0] = 32'b000110_0000_0010_XXXX_0001_0110_000110;//LW R0 2,LW R1 6	
	XXXXXXXXX	Array	1	361	0	<pre>memory[1] = 32'b001000_0000_1000_0010_0001_0011_001000;//ADDI R0 8,ADDI R1 3</pre>	
(5][31:0]		Array	1	362		<pre>// memory[2] = 32'b000000_00000_00011_0000000000;</pre>	
(5][31:0]	****	Array	7	363		<pre>// memory[3] = 32'b000111_00011_00000_000000000000;</pre>	
⊕ ♥ [4][31:0] ⊕ ♥ [2][21:0]	XXXXXXXX	Array	1	364		<pre>// memory[0] = {{LW}, {1'b0,R0}, {1'b0,x}, {1'b0,x}, {11'b000000001010}};//LW R0 10</pre>	
		Array	\geq	365		<pre>// memory[1] = {{ADDI}, {1'b0,R0}, {1'b0,x}, {1'b0,R2}, {11'b00000011001}};//ADDI R0 25 and store :</pre>	in R2
(2][31:0]	00000000	Array		366		//memory[2] = {(ADD),(1'b0,R0),(1'b0,R2),(1'b0,R3),(11'b0)};//ADD R0 R2 store in R3	
	00000000	Array		367		// memory[3] = 32'b000111 00011 00000 00000 0000000000000	ddres
	1010	Array		368		<pre>// memory[4] = 32'b010011 00001 00010 00000 0000000011;</pre>	
→ → ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	*****	Array		369		<pre>// memory(5] = 32'b010000 00101 00101 00000 00000010000;</pre>	
		- Alloy					~
<		> ~				ς	>

Figure 8 illustrates two 16 bit instruction execution in a single clock

Both the Loading of R0 and R1 register takes place in a single edge of the clock cycle as indicated in the figure 8.

V. ACKNOWLEDGMENT

I am indebted to my guide, Dr. Sujatha Hiremath, Assistant Professor, RV College of Engineering for the wholehearted support, suggestions and invaluable advice throughout myproject work and also helped in the preparation of this paper.

VI.CONCLUSION

The 4- stage pipelined RISC architecture processor increases the speed of the operation as compared to the Von-Neumann architecture by using the separate data and address buses for both instruction and data using instruction memory and data memory respectively. The capability has been provided to execute two 16-bit operations at the same time which increases the efficiency and thus executes both 32-bit and two 16-bit operations using the same execution unit and as a result of which leads to increase in speed by a factor of 2. The total power consumed by the system is reported to be with frequency of 100MHz was 1.1649W.Tools Vivado ,Innovus and genus have been utilized to implement the design.

REFERENCES

- [1] T.-T. Hoang, C. Duran, R. Serrano, M. Sarmiento, and A. T. S. C.-K. P. Khai-Duy Nguyen, "System on a chip with 8 and 32 bits processor in 180 nm technology for iot application," IEEE Transactions on Circuits and Systems I, pp. 1–6, 2022. doi: 10.1109/HCS52781.2021.9566862.
- [2] H. V. R. Aradhya, G. Kanase, and V. Y, "Rtl to gdsii of harvard structure risc pro cessor," IEEE International Conference on Electronics, Computing and Commu nication Technologies (CONECCT, pp. 1–6, 2021. doi: 10.1109/CONECCT52877. 2021.9622735.
- [3] A. Aadarsh, A. Kumar, A. Yadav, and P. Joshi, "Design and power analysis of 32-bit pipelined processor," 2021 International Conference on Advance Computing and Innovative Technologies in Engineering (ICACITE), pp. 1–6, 2021. doi: 10.1109/ICACITE51222.2021.9404622.
- [4] K. P. K and V. P. A. M, "Designing and implementation of 32-bit 5 stage pipelined mips based risc processor capable of resolving data hazards," IEEE Transactions on Nanotechnology, pp. 1–6, 2021. doi: 10.1109/ICMNWC52512.2021.9688435.
- [5] K. P. K and V. P. A. M, "Power aware study of 32-bit 5-stage pipeline risc cpu using 180nm cmos technology," 14th IEEE India Council International Conference, pp. 1–6, 2021. doi: 10.1109/INDICON.2017.8488074.
- [6] H. V. R. Aradhya, G. Kanase, and V. Y, "Rtl to gdsii of harvard structure risc pro cessor," IEEE International Conference on Electronics, Computing and Commu nication Technologies (CONECCT, pp. 1–6, 2021. doi: 10.1109/CONECCT52877. 2021.9622735.
- K. P. K and V. P. A. M, "Designing and implementation of 32-bit 5 stage pipelined mips based risc processor capable of resolving data hazards," 2021 IEEE Interna tional Conference on Mobile Networks and Wireless Communications (ICMNWC),, pp. 62–71, 2021, issn: 0167-9260. doi: :10.1109/ICMNWC52512.2021.9688435..
- [8] P. K. Yadav and P. K. Misra, ""power aware study of 32-bit 5-stage pipeline risc cpu using 180nm cmos technology," Optical and Quantum Electronics, 2017. doi: 10.1109/INDICON.2017.8488074.
- J. Rohit and M. Raghavendra, "Implementation of 32-bit risc processors without interlocked pipelining on artix-7 fpga board," 2017 International Conference on Circuits, Controls, and Communications (CCUBE), 2017. doi: 10.1109/CCUBE.2017.8394137.
- [10] N. Dwivedi and P. Chhawcharia, ""power mitigation in high-performance 32-bit mips-based cpu on xilinx fpgas," 2017 IEEE International Conference on Consumer Electronics-Asia (ICCE-Asia), 2017. doi: 10.1109/ICCE-ASIA.2017.8307850.











45.98



IMPACT FACTOR: 7.129







INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24*7 Support on Whatsapp)