



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 10 Issue: IX Month of publication: September 2022 DOI: https://doi.org/10.22214/ijraset.2022.46613

www.ijraset.com

Call: 🕥 08813907089 🔰 E-mail ID: ijraset@gmail.com



Image Cryptography Design Based on Nano AES Security Algorithm

Varsha. P, Dr. V. Nanammal²

¹M.E Student, ²Assistant professor, Deportment of Electronics and Communication Engineering, Jeppiaar Engineering College, Chennai - 600 119,India

Abstract: Advanced Encryption Standard (AES) is a specification for electronic data encryption. This standard has become one of the most widely used encryption methodand has been implemented in both software and hardware. A high-secure symmetric cryptography algorithm, implementation on field-programmable gate array (FPGA). The proposed architecture includes 8-bit data path and five main blocks. We design two specified register banks, Key-Register and State-Register, for storing the plain text, keys, and intermediate data. To reduce the area, Shift-Rows is embedded inside the State- Register. To optimize Sub-Bytes, we merge and simplify some parts of the Sub-Bytes. To reduce power consumption, we apply the clock gating technique to the design. This paper presents an Image Cryptography based 128-bit AES design. This Design is implemented in FPGA XC3S 200 TQ-144 using Verilog HDL and simulated by Modelsim 6.4 c and Synthesized by Xilinx tool.

I. NTRODUCTION

Cryptography, often called encryption, is the practice of creating and using a cryptosystem or cipher to prevent all but the intended recipient(s) from reading or using the information or application encrypted. A cryptosystem is a technique used to encode a message. The recipient can view the encrypted message only by decoding it with the correct algorithm and keys. Cryptography is used primarily for communicating sensitive material across computer networks. The process of encryption takes a clear-text document and applies a key and a mathematical algorithm to it, converting it into crypto-text. In crypto-text, the document is unreadable unless the reader possesses the key that can undo the encryption. In 1997 the National Institute of Standards and TECHNOLOGY (NIST), a branch of the US government, started a process to identify a replacement for the Data Encryption Standard (DES). The NIST invited cryptography and data security specialists from around the world to participate in the discussion and selection process. Five encryption algorithms were adopted for study. Through a process of consensus the encryption algorithm proposed by the Belgium cryptographers Joan Daeman and Vincent Rijmen was selected. Prior to selection Daeman and Rijnmen used the name Pipelined (derived from their names) for the algorithm. After adoption the encryption algorithm was given the name Advanced Encryption Standard (AES) which is in common use today. In 2000 the NIST formally adopted the AES encryption algorithm and published it as a federal standard under the designation FIPS-197. The full FIPS-197 standard is available on the NIST web site (see the Resources section below). As expected, many providers of encryption software and hardware have incorporated AES encryption into their products.

II. CIRCUIT DESCRIPTION

We exploit the SDRR in a conventional advanced encryption standard (AES)-128architecture, improving the immunity of the cryptographic hardware to the state-of-the-art PAAs. In the AES-128 exploiting SDRR, the combinational path evaluates random data throughout the entire clock cycle, and the interleaved processing of random and real data ensures the protection of both combinational and sequential logics.



The Applied School B

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538 Volume 10 Issue IX Sep 2022- Available at www.ijraset.com

III. PRINCIPLE OF OPERATION

- 1) Smaller Physical Size: Smallness is often an advantage in itself—consider portable televisions or handheld cellular telephones.
- 2) Lower Power Consumption: Replacing a handful of standard parts with a single chip reduces total power consumption. Reducing power consumption has a ripple effect on the rest of the system: a smaller, cheaper power supply can be used; since less power consumption means less heat, a fan may no longer be necessary; a simpler cabinet with less shielding for electromagnetic shielding may be feasible, too.
- 3) Reduced Cost: Reducing the number of components, the power supply requirements, cabinet costs, and so on, will inevitably reduce system cost. The ripple effect of integration is such that the cost of a system built from custom ICs can be less, even though the individual ICs cost more than the standard parts they replace. Understanding why integrated circuit technology has such profound influence on the design of digital systems requires understanding both the technology of IC manufacturing and the economics of ICs and digital systems.

IV. COMPONENTS PLACEMENT

A. Spartan 3 XC3S 200 TQ 144

The Spartan-3 EDK Board provides a powerful, self-contained development platform for designs targeting the new Spartan-3 FPGA from Xilinx. It features a 200K gate Spartan-3, on-board I/O devices, and 1MB fast asynchronous SRAM, making it the perfect platform to experiment with any new design, from a simple logic circuit to an embedded processor core. The board also contains a Platform Flash JTAG-programmable ROM, so designs can easily be made non-volatile.



V. ENCRYPTIONPROCESS





A. AES Encryption



VI. RESULTS AND DISCUSSION

B. Clock Gating



C. Nano AES Clock Gating Encryption





International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538 Volume 10 Issue IX Sep 2022- Available at www.ijraset.com

D. Nano AES Clockgating Encryption & Decryption



E. Nano AES Clock Gating Encryption & Decryption

			second and a second	100
	1 1 + + + 11	t 100 pa ĝ (34 (8)	38.88 19.99 이 이 및 월경 김도 논의 도니가 가 바라당한 [] [1 대 대 [라이 가 다 다 다 다 다 다 다 다 다 다 다 다 다 다 다 다 다 다	
and the second second		10.00		
Instance	S Design unit	Design unit tea	 Project Wark 2021/2022/2. Bangstore;6. Verilat/filew Code;Code;AES Encrypt Ck_Galing - Decryption/Nario AES_DECITIP1.v 	+163
A TRUE AND TRUE	THEY ARE FRAME	Madda		
and sheet	New ARC DECRUT	Madula	module Namo AES DECRIPT(olk, rst,En, kid, id, done, key, enc_data, dec_data);	
	Name ARE BROWN	Multin	impac cit, rat, int	-
and the state	1010 000 000000			
	TEET ARE ENAL	Bocarr	Support Source (ST-0) Reve	
	TECT ARC EINE	Process	input [12710] end data:	
	THE ARE STAR	Process (output (122:0) den data:	
	inter plant y side.	rives .		
			to a second s	
			4	2
20 sin 10 Files 10 Memories 10 Ca	specity	<u>e</u> 1	Trans AFS_DECRIPT_VNTees_inv_decs_vNTEST_AFS_FINAL_V	
recipt				
d value + sin: (TEST AES F2NAL)*				-
24 86 > run				- 6
0187> run				
.24 88> run				
54PUT DATA-00000000000000000000000000000000000			0 100 11 000 100 1000000 100 100 100 10	
AES ENCR/PT DATA + 200 110 200 2000 11 2000	0 2000 10 110 200 11 11 10 2000 100 10	0 20000 100 11 10 11 100 101	10/10/10/10/00/11/0/11/00/10000000111110/000000	
nu <99 M				
AES DECRIPT DATA+0000445345432012345	6799012345678			
24.90> run				
DR V1> NR				
NEY DATA-00000000000000000000000000000000000	9901109900109029000129030000	0 10 30 1 200 200 1 1000 33 10	1 53 100 100 100 100 100000 33 100000 1 1 100 103 1 3 1	
AES ENCRIPT DATA + 300110 300 3000 11 3000	0200000110200111110200010010	030000100111011100101	11001001001001000011001100000000111113000000	
84.92> run	and the second se			
AES DECKIPT DATA+0000++5345402012345	6/09/012340678			
24.94>			Activate Windows	
A Transcript				- 1
w: 800 ps Delta: 4 sec./75	PRT ARE FINAL		In: 4 Ok 14 Second AC	etests

F. Application Output



VII. CONCLUSION

Nano AES is a secure symmetric cryptography algorithm with a high level of security, which is widely used in many applications and networks. Thus, AES is a suitable algorithm for tiny IoT devices. In this article, we designed a lightweight AES architecture for resource-constrained IoT devices. The design had 8-bit datapath and included two specified register banks for storing plain text, keys, and intermediate results.

REFERENCES

- [1] K. Fu and J. Blum, "Controlling for cybersecurity risks of medical device software," Commun. ACM, vol. 56, no. 10, pp. 35–37, Oct. 2013.
- [2] D. Halperin, T. Kohno, T. S. Heydt-Benjamin, K. Fu, and W. H. Maisel, "Security and privacy for implantable medical devices," IEEE Pervasive Comput., vol. 7, no. 1, pp. 30–39, Jan./Mar. 2008.
- [3] M. Rostami, W. Burleson, A. Jules, and F. Koushanfar, "Balancing security and utility in medical devices?" in Proc. 50th ACM/EDAC/IEEE Int. Conf. Design Autom., May/Jun. 2013, pp. 1–6.
- M. Zhang, A. Raghunathan, and N. K. Jha, "Trustworthiness of medical devices and body area networks," Proc. IEEE, vol. 102, no. 8, pp. 1174–1188, Aug. 2014.
- [5] H. Khurana, M. Hadley, N. Lu, and D. A. Frincke, "Smart-grid security issues," IEEE Security Privacy, vol. 8, no. 1, pp. 81–85, Jan./Feb. 2010.
- [6] M. Mozaffari-Kermani, M. Zhang, A. Raghunathan, and N. K. Jha, "Emerging frontiers in embedded security," in Proc. 26th Int. Conf. VLSI Design, Jan. 2013, pp. 203–208.
- [7] R. Roman, P. Najera, and J. Lopez, "Securing the Internet of things," Computer, vol. 44, no. 9, pp. 51–58, Sep. 2011.











45.98



IMPACT FACTOR: 7.129







INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24*7 Support on Whatsapp)