



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 11 Issue: IV Month of publication: April 2023

DOI: https://doi.org/10.22214/ijraset.2023.50202

www.ijraset.com

Call: 🕥 08813907089 🔰 E-mail ID: ijraset@gmail.com



Implementing and Analysing the Performance of Dadda Multiplier on FPGA

Sahithi Sunkireddy¹, Sahithi Thallapally², Ganesh Avula³, B. Shivani Gayathri Devi⁴ ^{1, 2, 3, 4}*Student, 4th year ECE, CMR Technical Campus, Kandlakoya(V), Medchal Road, Hyderabad*

Abstract: Multiplication is an arithmetic operation where we will perform some arithmetic operations on the input operands and obtains the final result. Natural multiplication involves partial products generation and adding the obtained partial products to get the final result. But it consumes more power and time if the bit-width increases. Hence, we will use a Dadda Multiplier which results in increasing the execution speed and power efficiency and we will observe the same on FPGA. Hence this arithmetic technique can be used in various error tolerant applications such as image processing, digital processing and FFT.

I. INTRODUCTION

Even though arithmetic operations are the basic operations it plays a major role in variety of applications. Multiplication is one among those operations. Multiplication is one of the main factors which helps in getting high data rates based on its speed of functionality [1].

Now-a-days the technology has been upgrading rapidly, equally the electronic components should also be upgraded in terms of their power, area, speed etc. Hence in terms of multipliers also there needs to be a better way comparing with the normal multiplication. There are several types of multipliers such as Array Multiplier, Wallace Multiplier, Dadda Multiplier, Vedic Multiplier etc. which are more efficient than normal multiplication.

Basically, the normal multiplication can be performed in two stages which are partial product generation and addition of partial products where as in Dadda Multiplier it is of three stages i) Partial product generation ii) Reducing the height of the tree (partial products) and iii) Adding the obtained partial products. In this paper, we are going to look at how the Dadda Multiplier works and the same can be verified on FPGA.

II. DADDA MULTIPLIER

Dadda Multiplier is a type of binary multiplier which multiplies two binary input operands and gives the result. It is like a tree structure in which we will reduce the height of the tree with the help of Half and Full Adders. The reduction is based on the height of the tree. The minimum height should be 2 and the maximum is based on the bit-width. And each stage should not exceed 1.5 times to its previous stage. For example if it is 8*8 bit multiplication the maximum height that we will consider is 6 and in the next stages the height will be reduced until it reaches to 2.

In this paper we are going to analyse the results for 8*8-bit, 16*16-bit, and 32*32-bit Dadda tree. Let's consider an example for 8*8-bit Dadda Multiplier. Consider the two input operands A and B as $(10101011)_2$ and $(01111001)_2$. Since it is an 8*8 bit the maximum height for the reduction is 6.

1) Stage-1

10101011 X01111001

10101011
00000000
00000000
10101011
10101011
10101011
10101011
00000000



International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538

Volume 11 Issue IV Apr 2023- Available at www.ijraset.com

- 2) Stage-2
- *a) Step-1:* In this stage the maximum height is 6 and the reduction will only takes place if the column height is more than 6. The result will become as



b) Step-2: In this stage the maximum height is 4 and the reduction will only take place if the column height is more than 4. The result will become as

0	1	1	1	1	1	1	0	0	1	0	1	0	1	1
	0	0	0	0	0	0	1	1	0	0	0	0	0	
		0	1	1	1	IJ	0	0	0	0	0	0		
			0	0	0	0	1	1	0	1	1			
				0	0	0	0	1	1	1				
					0	0	1	0	1					

- *c) Step-3:* In this stage the maximum height is 3 and the reduction will only take place if the column height is more than 3. The result will become as
- *d) Step-4:* In this stage the maximum height is 2 and the reduction will only take place if the column height is more than 2. The result will become as



e) Step-5: In this the final partial product will be generated and it is

3) Stage-3

In this stage the addition of the partial products will be performed and the final result is $(0101000011010011)_2$.



Volume 11 Issue IV Apr 2023- Available at www.ijraset.com

III. RESULTS

In this we have compared Dadda Multiplier with other multipliers and observed its performance in terms of power and area with reference of the other multipliers and observed the same on FPGA. The simulation results for 8*8, 16*16 and 32*32 bits are showed in the following figures:



Fig-1: Simulation result for 8*8 Dadda Multiplier

	1		
Name	Value	20,999,998 ps	
💐 🖬 🌃 A[15:0]	0000000001110101	0000000001110101	
🧲 🖽 🌃 B[15:0]	000000000010111	00000000000010111	
🝸 🖬 📲 Y[31:0]	000000000000000000000000000000000000000	000000000000000000000000000000000000000	
🖬 📲 y11[15:0]	0000101010000011	00001010100000011	
🖬 📢 y12[15:0]	00000000000000	0000000000000000	
🖬 📲 y21[15:0]	00000000000000	0000000000000000	
μ 🙀 γ22[15:0]	00000000000000	00000000000000000	
🖆 🖬 📲 s_1[15:0]	000000000001010	000000000000000000000000000000000000000	
🚰 🖬 🍓 c_1[15:0]	00000000000000	0000000000000000	
r 🖽 📢 c_2[22:0]	000000000000000000000000000000000000000	000000000000000000000000000000000000000	
4			
r i i i i i i i i i i i i i i i i i i i			
1			

Fig-2: Simulation result for 16*16 Dadda Multiplier

dadda_32.v 🗙 🔛	Untitled 1 ×			11
Name	Value	10 us		
t 🖬 🌃 A[31:0]	0000000000000111001010001011011	220 (000000000000000000000000000000000000000	
🖬 🌃 B[31:0]	00000000000000000010111100011010	220 (000000000000000000000000000000000000000	
🖬 📲 Y[63:0]	000000000000000000000000000000000000000	2000	000000000000000000000000000000000000000	100
🖬 📢 y11[31:0]	00011011010010111100011000111110	xxa (00011011010010111100011000111110	
🖽 🔣 y12[31:0]	000000000000000000000000000000000000000	XXII	000000000000000000000000000000000000000	
🖬 📢 y21[31:0]	000000000000000000000000000000000000000	2000	000000000000000000000000000000000000000	
🖽 📲 y22[31:0]	000000000000000000000000000000000000000	xxa (000000000000000000000000000000000000000	
🗄 📲 s_1[31:0]	000000000000000000000000000000000000000	XX0	000000000000000000000000000000000000000	
🖽 📲 c_1[31:0]	000000000000000000000000000000000000000	XXII (000000000000000000000000000000000000000	
🖽 📲 c_2[46:0]	000000000000000000000000000000000000000	XXII (000000000000000000000000000000000000000	

Fig-1: Simulation result for 32*32 Dadda Multiplier



International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538 Volume 11 Issue IV Apr 2023- Available at www.ijraset.com

The RTL design for 8*8 Dadda Multiplier is shown below:



Fig-4: RTL design for 8*8 Dadda Multiplier

The following table indicates the performance of Dadda multiplier for different bits:

Parameters	8*8 bit	16*16 bit	32*32 bit
Number of LUT's used	675	865	942
Number of occupied slices	1034	1124	1236
Power Consumption	0.24 w	1.23w	1.867w
Delay	5.4 ns	6.96 ns	7.87 ns

IV. CONCLUSION

This paper presents the performance analysis of Dadda Multiplier for different bits. We have compared the results with Array Multiplier [3] and some other multipliers and observed that Dadda Multiplier is more efficient than other multipliers. Hence, dadda multiplier can be used in several applications such as image processing, digital processing etc.

REFERENCES

- [1] Muteen Munawar and Talha Khan "Low power and High Speed Dadda Multiplier using Carry Select Adder with Binary to Excess-1 Converter" ISBN: 978-1-7281-7113-5, March 2020.
- [2] B. Jeevan and S. Narender "A High-Speed Binary Floating-Point Multiplier Using Dadda Algorithm" ISBN- 978-1-4673-5090-7, March 2013.
- [3] G. Ramachandran and Dr Chandra Kumar Dixit "Performance Analysis of Mantissa Multiplier and Dadda Tree Multiplier and Implementing with DSP Architecture" ISBN: 978-1-7281-9537-7, November 2022.
- [4] Hassan Afzali-Kusha and Marzieh Vaeztourshizi "Design Exploration of Energy- Efficient Accuracy-Configurable Dadda Multipliers with Improved Lifetime Based on Voltage Overscaling" ISSN: 1557-9999, March 2020.
- [5] Ayush Kumar and Ankit Kumar "Design and Study of dadda Multiplier by using 4:2 Compressors and Parallel Prefix Adders for VLSI Circuit Designs" ISBN: 978-1-7281-7029-9, May 2021











45.98



IMPACT FACTOR: 7.129







INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24*7 Support on Whatsapp)