



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 13 Issue: IV Month of publication: April 2025

DOI: https://doi.org/10.22214/ijraset.2025.68650

www.ijraset.com

Call: © 08813907089 E-mail ID: ijraset@gmail.com



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538

Volume 13 Issue IV Apr 2025- Available at www.ijraset.com

Low Power Two Stage CMOS Operational Amplifier

D.Guru Poojitha¹, C. Thoshitha², S. Venkatesh³, K. Puneeth⁴, B. Vishnu Prasad⁵, A Arius Rakesh⁶
^{1, 2, 3, 4, 5, 6}UG Scholar, Department of ECE Sri Venkateswara College of Engineering, Tirupati, AP, India

Abstract: Operational amplifier (Op-Amp) circuits play a critical role in computation, instrumentation, and a variety of industrial applications. With the growing demand for precision Op-Amps in automotive and industrial environments, there is an increasing need for designs that offer enhanced accuracy and robust performance across wide temperature ranges. The shift towards integrating both analog and digital circuits on a single chip has made Complementary Metal-Oxide Semiconductor (CMOS) technology the preferred choice over traditional bipolar technologies for analog circuit design in mixed-signal systems. Among various Op-Amp topologies, the two-stage architecture remains one of the most widely adopted due to its favorable gain and output swing characteristics. This paper presents the design and simulation of a CMOS-based two-stage fully differential operational amplifier, optimized for low-power and low-voltage operation. The amplifier is biased with a current of 20 μ A and is implemented using both 180 nm and 90 nm CMOS process technologies. Special emphasis is placed on operation in the sub-threshold region, where the unique behavior of MOS transistors facilitates ultra-low-voltage and low-current operation.

The proposed Op-Amp is intended for on-chip applications with capacitive load requirements in the picofarad range. Simulation results are obtained using the Cadence Virtuoso design environment and demonstrate the performance of the amplifier across key parameters in both technology nodes.

Tools: Cadence Virtuoso

I. INTRODUCTION

The increasing demand for compact, energy-efficient electronic systems with extended battery life has accelerated the trend toward low-voltage, low-power silicon chip design. This trend spans a wide range of market segments, including telecommunications, medical devices, computing, and consumer electronics. In such systems, operational amplifiers (Op-Amps) play a fundamental role due to their versatility and essential functionality in analog signal processing.

Operational amplifiers are integral components in analog electronics, used for tasks ranging from simple DC bias generation to high-speed amplification and complex signal filtering [1]-[3]. As one of the most widely utilized building blocks in electronic circuits, Op-Amps are found in countless consumer, industrial, and scientific applications [4]. Their ability to perform a variety of mathematical operations—such as addition, subtraction, integration, and differentiation—makes them indispensable in signal conditioning and processing tasks [5]. Modern Op-Amps are linear, high-gain, DC-coupled devices typically designed for use with negative feedback to establish precise closed-loop transfer functions. These characteristics make them ideal for a broad range of analog applications. Notably, many general-purpose Op-Amps are cost-effective, with prices often below one dollar, and are engineered with features such as short-circuit protection for enhanced durability [6]–[9]. A standard Op-Amp consists of two input terminals—non-inverting (positive) and inverting (negative)—along with a single output terminal and dual supply voltages, typically denoted as +V_CC and -V_CC. The basic symbol of an operational amplifier is illustrated in Figure 1. One of the fundamental principles that underpins the versatility of operational amplifiers (Op-Amps) is feedback, particularly negative feedback, which forms the basis of nearly all automatic control systems [10]-[12]. The theoretical foundations of feedback extend well beyond electronics and are essential to many areas of engineering. A solid understanding of these concepts is invaluable for students and practitioners in the field [13].Op-Amps also find utility in digital logic through comparator circuits. Comparators can be classified as full (total) or equality comparators. Full comparators evaluate and identify the relative magnitude between two n-bit binary inputs (A and B), whereas equality comparators simply determine whether the two inputs are identical. One common configuration that illustrates the principles of Op-Amp operation is the voltage follower (or buffer). In this configuration, the input and output voltages are equal:

Vin = Vout

At first glance, a voltage follower may appear redundant—functioning seemingly like a simple wire. However, its significance becomes clear when the core operational principles of Op-Amps are considered. Two ideal assumptions govern Op-Amp behavior:



International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538

Volume 13 Issue IV Apr 2025- Available at www.ijraset.com

No current flows into the input terminals (V+ and V-), implying infinite input impedance The voltages at the non-inverting (V+) and inverting (V-) terminals are equal when negative feedback is applied—a condition known as the virtual short approximation. The high input impedance of the voltage follower ensures that it draws negligible current from the source signal. This property makes the configuration ideal for buffering and isolating stages in analog systems, as it allows signal measurement or transfer without affecting the original circuit conditions. Additionally, due to the virtual short approximation (V+ = V-) and the negative feedback connection between the Op-Amp's output and inverting input, the output voltage follows the input precisely (Vout = Vin). This feature is especially useful for impedance matching and signal buffering applications [14]–[16]. As their name suggests, operational amplifiers are designed to amplify input signals. The amplification factor, or gain, is the ratio of output to input signal amplitudes. In theory, the gain of an ideal Op-Amp is infinite, allowing for the amplification of even the smallest signals to significant levels. While practical Op-Amps have finite gain, the assumption of infinite gain is useful for initial analysis and understanding of common configurations such as the inverting amplifier.




Fig.1.Operational Amplifier

II. EXISTING SYSTEM

This paper proposes a novel two-stage CMOS operational amplifier design optimized for high-speed and area-efficient performance. With the growing demand for high-performance digital systems, there is a critical need for operational amplifiers and comparators that deliver rapid response times while maintaining a compact footprint. The proposed architecture addresses these requirements through scalable design principles and effective circuit optimization, tailored specifically for CMOS-based amplifier and comparator applications.

Key features of the proposed design include the use of advanced circuit techniques to reduce propagation delay, thereby enhancing speed without increasing the silicon area. Implementations in both 180 nm and 90 nm CMOS technologies are explored, demonstrating adaptability across process nodes. Additionally, the design employs low-power techniques, contributing to greater energy efficiency—a crucial factor in modern portable and battery-operated systems.

The proposed amplifier incorporates scalable elements, making it flexible for a range of bit-widths and suitable for integration into various high-speed digital signal processing applications. Simulation results indicate superior performance in terms of speed, bandwidth, and area utilization when compared to traditional architectures. The 90 nm CMOS implementation, in particular, exhibits promising results for applications requiring high slew rates, wide bandwidth, and efficient digital comparison capabilities. Relevant prior work includes the design presented by Priyanka et al. [1], which features a two-stage CMOS operational amplifier operating at a 1.8 V supply in a 180 nm process. The design utilizes a bias current-dependent input stage and achieves a gain of 63 dB and a bandwidth of 140 kHz when driving a 1 pF capacitive load. Additional performance metrics include a common-mode gain of -25 dB, a slew rate of 32 V/µs, and a power consumption of 300 µW.

Another notable design approach was proposed by Swami and Rai [3], emphasizing a structured methodology for achieving high gain, wide output voltage swing, and high common-mode rejection ratio. Their process involved iterative adjustment of transistor width-to-length (W/L) ratios to establish appropriate DC operating points, ensuring all MOSFETs remain in the saturation region. Subsequent AC and transient simulations were used to evaluate gain, phase margin, and overall stability of the design. These existing systems provide valuable foundations for high-performance Op-Amp design. However, the proposed work extends these efforts by offering a scalable, low-power solution with improved speed and area efficiency, validated through simulation in both 180 nm and 90 nm technologies.

III.PROPOSED SYSTEM

A two-stage complementary metal-oxide-semiconductor (CMOS) operational amplifier was designed and simulated utilizing a 90nm process technology. The corresponding schematic diagram is illustrated in Figure 2.

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538

Volume 13 Issue IV Apr 2025- Available at www.ijraset.com




Fig.2.Schematic of two stage CMOS op-amp

IV. SIMULATION RESULTS

The peak-to-peak operating voltages and currents of the circuit were determined through transient analysis. This simulation utilized an input pulse with a 1 μ s width and a 3 μ s period, and the resulting transient behavior is visualized in Fig. 3




fig3:Transient analysis




Fig4: Power analysis




Fig5: Noise analysis

V.CONCLUSION

"This work presents the design and characterization of a high-performance two-stage CMOS operational amplifier in a 90nm CMOS process, successfully meeting all specified design parameters. Notably, the design achieves enhanced gain, slew rate, and a wide unity-gain phase margin, demonstrating its suitability for demanding analog applications. While minor discrepancies between simulation and theoretical calculations were observed, attributable to simplifications inherent in analytical modeling, the theoretical framework provided a robust foundation for the design process. Comprehensive simulations, conducted using Cadence Virtuoso, validated the design's functionality, showcasing a near rail-to-rail output voltage swing achieved by operating current-sourcing transistors in the deep triode region.



International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538

Volume 13 Issue IV Apr 2025- Available at www.ijraset.com

The key performance metrics, including DC gain, phase margin, settling time, power dissipation, common-mode rejection ratio (CMRR), unity-gain bandwidth (UGB), and slew rate, were rigorously evaluated and found to be in close agreement with theoretical predictions. Furthermore, the UGB was effectively tuned by adjusting the widths of critical transistors, demonstrating the design's flexibility and potential for optimization. This study contributes a practical and well-characterized operational amplifier design, highlighting the trade-offs and optimization techniques involved in achieving high performance in nanoscale CMOS technology."

REFERENCES

- [1] S. Pourashraf, J. Ramirez-Angulo, A. J. Lopez-Martin and R. González-Carvajal, "A Highly Efficient Composite Class-AB—AB Miller Op-Amp With High Gain and Stable From 15 pF Up To Very Large Capacitive Loads," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 10, pp. 2061-2072, Oct. 2018, doi: 10.1109/TVLSI.2018.2830365.
- [2] Paul, J. Ramírez-Angulo, A. J. López-Martín, R. G. Carvajal and J. M. Rocha-Pérez, "Pseudo-Three-Stage Miller Op-Amp With Enhanced Small-Signal and Large-Signal Performance," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 10, pp. 2246-2259, Oct. 2019, doi: 10.1109/TVLSI.2019.2918235.
- [3] L. Liu, M. Chen, W. Huang, X. Liao and J. Xu, "A High Current-Efficiency Rail-to-Rail Class-AB Op-Amp With Dual-Loop Control," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 11, pp. 4218-4222, Nov. 2022, doi: 10.1109/TCSII.2022.3187979.
- [4] K. O. Petrosyants, L. M. Sambursky, M. V. Kozhukhov, M. R. Ismail-Zade, I. A. Kharitonov and B. Li, "SPICE Compact BJT, MOSFET, and JFET Models for ICs Simulation in the Wide Temperature Range (From –200 °C to +300 °C)," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 40, no. 4, pp. 708-722, April 2021, doi: 10.1109/TCAD.2020.3006044.
- [5] A. Parthipan, K. L. Krishna, V. N. Kumar, C. Hareesh, B. Raviteja and C. V. Varshath, "A High Performance CMOS Operational Amplifier," 2019 3rd International Conference on Computing Methodologies and Communication (ICCMC), Erode, India, 2019, pp. 702-706, doi: 10.1109/ICCMC.2019.8819641.
- [6] N. Prokopenko, V. Chumakov and A. Bugakova, "CMOS Operational Amplifier With Low Level of the Systematic Component of the Zero Offset Voltage," 2022 International Conference on Actual Problems of Electron Devices Engineering (APEDE), Saratov, Russian Federation, 2022, pp. 163-166, doi: 10.1109/APEDE53724.2022.9912820
- [7] A. Yadav, N. Rai, A. Verma and S. Wairya, "Design of Flash ADC using low offset comparator for analog signal processing application," 2021 8th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, India, 2021, pp. 76-81, doi: 10.1109/SPIN52536.2021.9566050.
- [8] Allen.P.E., and Holberg.D.R., "CMOS Analog circuit design" Third Edition, 2019, Oxford University Press.
- [9] R.Jacob Baker, "CMOS: Circuit Design, Layout, and Simulation", Third Edition, 2012, Wiley-IEEE Press.
- [10] Carusone.T.C. et al., "Analog Integrated Circuit Design", John Wiley & Sons, Inc. 2016 Second Edition, NJ.
- [11] K. S. Kumar, K. L. Krishna, K. S. Raghavendra and K. Harish, "A High Speed Flash Analog to Digital Converter," 2018 2nd International Conference on I-SMAC (IoT in Social, Mobile, Analytics and Cloud) (I-SMAC), 2018 2nd International Conference on, Palladam, India, 2018, pp. 283-288, doi: 10.1109/I-SMAC.2018.8653782.
- [12] S. P. Surabhi and Deepa, "Design and Analysis of Low Power High Gain Amplifiers for DAC Application," 2022 IEEE International Conference on Data Science and Information System (ICDSIS), Hassan, India, 2022, pp. 1-6, doi: 10.1109/ICDSIS55133.2022.9915853.
- [13] N. Prokopenko, A. Titov, V. Chumakov and A. Bugakova, "The Circuit Technique for Reducing the Zero Level of the JFET Op-Amp on the Push-Pull Folded-Cascode," 2022 IEEE International Multi-Conference on Engineering, Computer and Information Sciences (SIBIRCON), Yekaterinburg, Russian Federation, 2022, pp. 1310-1313.









45.98



IMPACT FACTOR: 7.129



IMPACT FACTOR: 7.429



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call: 08813907089 🕓 (24*7 Support on Whatsapp)