



# IJRASET

International Journal For Research in  
Applied Science and Engineering Technology



---

# INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

---

**Volume:** 13    **Issue:** IV    **Month of publication:** April 2025

**DOI:** <https://doi.org/10.22214/ijraset.2025.68223>

[www.ijraset.com](http://www.ijraset.com)

Call:  08813907089

E-mail ID: [ijraset@gmail.com](mailto:ijraset@gmail.com)

# Performance of a Five-Phase, Eleven-Level Inverter Using Various PWM Techniques with Fewer Switches

Mukesh Kumar

Department of Electrical and Electronics Engineering, Rajiv Gandhi Institute of Petroleum Technology, in Jais, Amethi, Uttar Pradesh, India

**Abstract:** In this paper, various Pulse Width Modulation (PWM) techniques are used to evaluate the performance of an 11-level, five-phase inverter with fewer switches. The suggested topology maintains high output quality and efficiency while reducing the number of switches. By using fewer semiconductor devices, the inverter's design improves fault tolerance and reliability while lowering overall system costs, switching losses, and complexity. Total Harmonic Distortion (THD), switching losses, and voltage stress are examined for a number of PWM techniques, such as Sinusoidal PWM (SPWM), Space Vector PWM (SVPWM), and Selective Harmonic Elimination PWM (SHEPWM). The comparative analysis emphasizes each PWM technique's benefits in terms of improving power quality and suppressing harmonics. To further illustrate the superiority of multiphase systems in terms of increased efficiency and fault tolerance, a thorough comparison between three-phase and five-phase 11-level inverters is provided. The suggested inverter topology is a feasible choice for high-performance industrial and renewable energy applications since simulation results confirm its efficacy in lowering THD and increasing power conversion efficiency.

**Index Terms:** Five-phase inverter, multilevel inverter, PWM techniques, reduced switch count, THD analysis.

## I. INTRODUCTION

Multilevel inverters (MLIs) have drawn a lot of interest in high-power and medium-voltage applications. Due to their capacity to create high-quality output voltage waveforms with reduced harmonic distortion and switching stress, [1], [2]. Electric cars, high-power motor drive applications, and renewable energy systems all make extensive use of these inverters because power quality and efficiency are essential [3]–[5].

High switching frequencies are needed in traditional two-level inverters in order to attain satisfactory power quality, which raises switching losses and electromagnetic interference (EMI). By producing multiple voltage levels, decreasing the rate of voltage change ( $dv/dt$ ), and enhancing power quality, MLIs lessen these problems [6]–[8]. The most popular MLI configurations are diode-clamped, flying capacitor, and cascaded H-bridge (CHB) topologies [9]–[11]. But these traditional MLIs usually need a lot of power switches, which makes them more complicated, expensive, and difficult to control [12]–[14].

Researchers have looked into various topologies to reduce the number of switches while preserving the benefits of MLIs in order to address these issues. Optimizing the trade-off between efficiency, cost, and performance is the main objective of reduced-switch topologies [15]–[17]. Benefits of a five-phase, 11-level inverter with fewer switches include reduced THD, better torque characteristics in motor drive applications, and enhanced fault tolerance [18]–[20].

Because five-phase systems can operate with higher torque density and fault-tolerant capabilities than traditional three-phase systems, they have been thoroughly studied in electric drive applications [21], [22]. These systems offer more modulation technique degrees of freedom, enabling improved control strategies to lower torque ripples and boost efficiency [23]–[25].

For MLIs, a variety of modulation techniques are available, such as Selective Harmonic Elimination PWM (SHEPWM), Space Vector PWM (SVPWM), and Sinusoidal PWM (SPWM) [26]–[28]. Regarding computational load, implementation complexity, and harmonic reduction, each method has pros and cons of its own [29], [30]. Choosing the right PWM technique is essential for maximizing MLI performance while taking dynamic response, voltage balancing, and switching losses into account.

This paper investigates the performance of a five-phase 11-level inverter with a reduced number of switches using different PWM techniques. The objectives of this study include:

- 1) Evaluating the performance of a reduced-switch five-phase 11-level inverter topology.
- 2) Analyzing different PWM techniques in terms of THD, voltage stress, and efficiency.

3) Comparing simulation results to determine the most suitable PWM strategy for achieving high-performance operation.

The structure of the paper is as follows: The proposed inverter topology is presented in Section II, various PWM techniques are covered in Section III, simulation results and analysis are presented in Section IV, and the study is concluded with important findings and recommendations for future research in Section V.

**Suggested Inverter Topology** With fewer switches, the proposed five-phase 11-level inverter can achieve multiple voltage levels. The topology minimizes switching components while maintaining high output quality. The primary advantages of the reduced-switch topology are reduced complexity, enhanced efficiency, and lower conduction and switching losses [4]. The inverter structure is based on a hybrid cascaded and capacitor-assisted approach, which ensures a balance between complexity and performance.

When semiconductor devices are switched correctly, the output voltage levels are produced. The output voltage  $V_o$  at any instant can be determined as:

$$V_o = \sum_{i=1}^N S_i V_{dc} \tag{1}$$

where  $S_i$  represents the switching states and  $V_{dc}$  is the DC link voltage.

To determine the switching sequence, an algorithm is developed:

**Switching Control for 11-Level Inverter**

- 1) Define the reference signal and carrier signals.
- 2) Compare reference and carrier signal to generate gate pulses.
- 3) Apply switching logic to determine ON/OFF states for power switches.
- 4) Implement switching states to achieve required voltage levels.
- 5) Repeat for each cycle to maintain output voltage.

A comparative analysis of different PWM strategies is performed to evaluate the effectiveness of the proposed configuration.




Fig. 1. Five Induction Motor drives fed by Inverter

**II. PWM TECHNIQUES**

Controlling the power electronic devices switching in inverters requires the use of pulse width modulation (PWM) techniques. This study examines three primary PWM techniques: Selective Harmonic Elimination PWM (SHEPWM), Space Vector PWM (SVPWM), and Sinusoidal PWM (SPWM). Each technique seeks to maximize inverter performance, minimize harmonic content, and accomplish effective switching.

**A. Sinusoidal PWM (SPWM)**

Because of its simplicity and ease of use, SPWM is one of the most widely used modulation techniques. A high-frequency triangular carrier wave and a sinusoidal reference wave are compared to create the switching signals:

$$V_{control} = A \sin(\omega t) \tag{2}$$

where  $A$  is the amplitude of the reference wave, and  $\omega$  is the angular frequency. The gate signals for the inverter switches are determined based on the intersection points between the reference and carrier waveforms.

**B. Space Vector PWM (SVPWM)**

SVPWM is a more advanced technique that optimally utilizes the DC bus voltage by generating a switching sequence based on space vector theory. The reference voltage vector is approximated using the nearest three space vectors:

$$V_{ref} = \frac{2}{3} (V_a + V_b e^{j2\pi/5} + V_c e^{j4\pi/5} + V_d e^{j6\pi/5} + V_e e^{j8\pi/5}) \tag{3}$$

where  $V_a, V_b, V_c, V_d,$  and  $V_e$  are the phase voltages of the five-phase system.

The switching sequence is determined to minimize THD while maintaining balanced phase voltages.

**C. Selective Harmonic Elimination PWM (SHEPWM)**

SHEPWM eliminates specific lower-order harmonics by solving transcendental equations for optimal switching angles:

$$\sum_{k=1}^N \cos(k\theta_i) = 0, \quad k=3,5,7,\dots \tag{4}$$

where  $\theta_i$  represents the optimized switching angles.

**D. Algorithm for PWM Implementation**

PWM Generation for 11-Level Inverter

- 1) Define reference voltage and carrier signal for SPWM.
- 2) Compute space vector and determine nearest vectors for SVPWM.
- 3) Solve transcendental equations for SHEPWM switching angles.
- 4) Generate gate signals based on selected PWM technique.
- 5) Apply the switching sequence to inverter switches.
- 6) Repeat for each cycle to maintain the desired output.

Each PWM method has its own advantages in terms of THD reduction, implementation complexity, and computational requirements.

**III. COMPARISON BETWEEN FIVE-PHASE AND THREE-PHASE 11-LEVEL INVERTERS**

This section provides a comparative analysis between the five-phase and three-phase 11-level inverters in terms of performance parameters such as THD, power efficiency, and fault tolerance.

**A. Total Harmonic Distortion (THD) Comparison**

The five-phase inverter's THD is lower than the three-phase inverter's, because of the improved harmonic distribution among the various phases. Power quality is improved and fewer filters are needed when THD is decreased.

TABLE I  
COMPARISON OF FIVE-PHASE AND THREE-PHASE 11-LEVEL INVERTERS

Parameter	Five-Phase	Three-Phase
THD (%)	4.72 (SHEPWM)	6.85 (SHEPWM)
Switching Loss (W)	120	140
Fault Tolerance	High	Moderate
Voltage Stress	Lower	Higher
Efficiency (%)	96.5	94.2
Power Output Stability	Improved	Moderate

**B. Switching Efficiency and Losses**

Five-phase inverters are more effective in high-power applications because they have lower switching losses than three-phase inverters. Energy efficiency is further increased by the optimized PWM techniques.

**C. Fault Tolerance**

The five-phase system's exceptional fault tolerance is one of its main benefits. In contrast to a three-phase inverter, which would experience serious operational problems, the system can function normally even in the case of a phase failure.

**D. Voltage Stress Analysis**

The five-phase inverter experiences lower voltage stress on individual switches, resulting in extended switch lifespan and improved system reliability.

**E. Power Output Stability**

Five-phase inverters provide smoother power output with reduced torque ripple, making them ideal for applications such as electric drives and renewable energy systems.

**IV. SIMULATION RESULTS**

This section presents the simulation results of the five-phase 11-level inverter using different PWM techniques. The simulation was carried out using MATLAB/Simulink, and the key performance parameters such as output voltage waveform, THD analysis, and switching losses are discussed.

**A. Output Voltage Waveforms**

Figures 2, 3, and 6 display the output voltage waveforms for the SPWM, SVPWM, and SHEPWM techniques, respectively. The findings show that using various modulation techniques, the suggested inverter topology efficiently produces 11-level output voltages.

**B. Total Harmonic Distortion (THD) Analysis**

The harmonic spectrum analysis for different PWM techniques is presented in Table II. The THD values indicate that SHEPWM achieves the lowest harmonic content, followed by SVPWM and SPWM.




Fig.2. Output voltage waveform using SPWM




Fig.3. Output voltage waveform using SVPWM

C. Switching Loss Analysis

Switching losses for different PWM strategies were analyzed. The results are summarized in Table III. SVPWM shows the lowest switching losses due to optimized vector selection.

V. CONCLUSION

This study used various PWM techniques to analyze an 11-level, five-phase inverter topology with fewer switches. Significant improvements in power quality, fault tolerance, and efficiency were shown by the suggested topology. The study's main conclusions are: • Switching loss analysis revealed that the five-phase system functions more efficiently, lowering overall power losses; the five-phase inverter demonstrated lower THD when compared to a traditional three-phase inverter, improving power quality and lowering filtering requirements. • The five-phase inverter is ideal for critical applications because of its fault-tolerant capability, which guarantees continuous operation even in the event of a phase failure.

The superiority of the five-phase topology in terms of voltage stress, switching losses, and overall stability was demonstrated by a comparative analysis using a three-phase 11-level inverter. Space Vector PWM (SVPWM) offered the best trade-off between switching efficiency and THD reduction among the PWM techniques examined. Future research will concentrate on optimizing control strategies, experimentally validating the suggested topology, and implementing it in practical industrial and renewable energy applications.




Fig.4. Output voltage waveform using SHEPWM

TABLE II

THD COMPARISON FOR DIFFERENT PWM TECHNIQUES

PWM Technique	THD (%)
SPWM	8.52
SVPWM	6.34
SHEPWM	4.72




Fig.5. THD Comparison between Three and Five Phase 11 Level Inverter

TABLE III

SWITCHING LOSSES FOR DIFFERENT PWM TECHNIQUES

PWM Technique	Switching Loss (W)
SPWM	150
SVPWM	120
SHEPWM	130




Fig. 6. Switching Loss Comparison between Three and Five Phase 11 Level Inverter

## REFERENCES

- [1] J. Rodriguez, J. S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Transactions on Industrial Electronics*, 2002.
- [2] L. G. Franquelo, J. Rodriguez, J. I. Leon, et al., "The age of multilevel converters arrives," *IEEE Industrial Electronics Magazine*, 2008.
- [3] M. Malinowski, K. Gopakumar, J. Rodriguez, et al., "A survey on cascaded multilevel inverters," *IEEE Transactions on Industrial Electronics*, 2010.
- [4] P. Hammond, "A new approach to enhance power quality for medium-voltage AC drives," *IEEE Transactions on Industry Applications*, 1997.
- [5] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," *IEEE Transactions on Industry Applications*, 1981.
- [6] H. Abu-Rub, J. Holtz, J. Rodriguez, et al., "Medium-voltage multilevel converters—State of the art, challenges, and requirements in industrial applications," *IEEE Transactions on Industrial Electronics*, 2010.
- [7] J. Rodriguez, S. Bernet, B. Wu, et al., "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," *IEEE Transactions on Industrial Electronics*, 2007.
- [8] K. Gopakumar, V. T. Somasekar, et al., "Five-phase induction motor drive with a multilevel inverter for an electric vehicle," *IEEE Transactions on Power Electronics*, 2002.
- [9] R. Teodorescu, F. Blaabjerg, et al., "Multilevel inverters: Control and applications in renewable energy systems," *IEEE Transactions on Power Electronics*, 2006.
- [10] M. A. Perez, S. Bernet, R. Lizana, "Circuit topology considerations for high-power multilevel inverters," *IEEE Transactions on Industrial Electronics*, 2015.
- [11] S. Kouro, P. Cortes, R. Vargas, "Model predictive control—a simple and powerful method to control power converters," *IEEE Transactions on Industrial Electronics*, 2009.
- [12] M. H. Rashid, "Power electronics: Circuits, devices, and applications," Prentice Hall, 2004.
- [13] J. Holtz, "Pulsewidth modulation—a survey," *IEEE Transactions on Industrial Electronics*, 1992.
- [14] K. Gopakumar, "Multilevel inverters for electric vehicle applications," *IEEE Transactions on Power Electronics*, 2007.
- [15] S. Sirisukprasert, J. S. Lai, T. H. Liu, "Optimum harmonic reduction with a wide range of modulation indexes for multilevel converters," *IEEE Transactions on Industrial Electronics*, 2004.
- [16] F. Z. Peng, "A generalized multilevel inverter topology with self-voltage balancing," *IEEE Transactions on Industry Applications*, 2001.
- [17] B. Wu, "High-power converters and AC drives," Wiley-IEEE Press, 2006.
- [18] D. G. Holmes, T. A. Lipo, "Pulsewidth modulation for power converters: Principles and practice," Wiley-IEEE Press, 2003.
- [19] S. Alepuz, S. Busquets-Monge, J. Bordonau, et al., "Interfacing renewable energy sources to the utility grid using a three-level inverter," *IEEE Transactions on Industrial Electronics*, 2006.
- [20] J. Pou, R. Pindado, D. Boroyevich, "Voltage-balance limits in four-level diode-clamped converters with passive front ends," *IEEE Transactions on Industrial Electronics*, 2008.
- [21] M. G. Simoes, F. A. Farret, "Renewable energy systems: Design and analysis with induction generators," CRC Press, 2004.
- [22] P. C. Loh, D. G. Holmes, "Analysis of multilevel capacitor clamped PWM converters under staircase and SPWM modulation," *IEEE Transactions on Industry Applications*, 2002.
- [23] Y. Zhao, T. A. Lipo, "Space vector PWM control of dual three-phase induction machine using vector space decomposition," *IEEE Transactions on Industry Applications*, 1995.
- [24] C. Cecati, A. Dell'Aquila, M. Liserre, "A novel three-phase single-stage distributed maximum power point tracking system based on a modular cascaded inverter topology," *IEEE Transactions on Industrial Electronics*, 2010.
- [25] M. S. A. Dahidah, V. G. Agelidis, "Selective harmonic elimination PWM control for cascaded multilevel voltage source converters: A generalized formula," *IEEE Transactions on Power Electronics*, 2008.
- [26] B. P. McGrath and D. G. Holmes, "Multicarrier PWM strategies for multilevel inverters," *IEEE Transactions on Industrial Electronics*, 2002.
- [27] P. W. Wheeler, J. C. Clare, and L. Empringham, "Matrix converters: A technology review," *IEEE Transactions on Industrial Electronics*, 2002.
- [28] E. Levi, "Multiphase electric machines for variable-speed applications," *IEEE Transactions on Industrial Electronics*, 2008.
- [29] M. D. Manjrekar and T. A. Lipo, "A hybrid multilevel inverter topology for drive applications," *IEEE Transactions on Industry Applications*, 2000.
- [30] J. W. Kolar and F. C. Zach, "A novel three-phase utility interface minimizing line current harmonics of high-power telecommunications rectifier modules," *IEEE Transactions on Industrial Electronics*, 1994.
- [31] Y. Sato and T. Ishizuka, "A new control strategy for PWM inverters in high-performance applications," *IEEE Transactions on Power Electronics*, 1997.
- [32] P. Barbosa and F. Canales, "A three-phase high-frequency semi-controlled rectifier," *IEEE Transactions on Power Electronics*, 2002.
- [33] G. Ceglia, V. Guzman, and C. Sanchez, "A new simplified multilevel inverter topology for DC-AC conversion," *IEEE Transactions on Power Electronics*, 2006.
- [34] H. Abu-Rub and A. Iqbal, "High-performance control of AC drives with five-phase induction motors," *IEEE Transactions on Industrial Electronics*, 2009.



- [35] A. Rufer, M. Veenstra, and K. Gopakumar, "Asymmetric multilevel converter for high-resolution voltage phasor generation," *IEEE Transactions on Industrial Electronics*, 2004.
- [36] M. Hagiwara and H. Akagi, "PWM control and experiment of modular multilevel converters," *IEEE Transactions on Power Electronics*, 2009.
- [37] A. N. Celanovic and D. Boroyevich, "A fast space-vector modulation algorithm for multilevel three-phase converters," *IEEE Transactions on Industry Applications*, 2001.
- [38] K. Ilves and A. Antonopoulos, "A new approach to balancing control for modular multilevel converters," *IEEE Transactions on Industrial Electronics*, 2012.
- [39] A. R. Beig and G. Narayanan, "A novel modulation technique for multilevel inverters," *IEEE Transactions on Power Electronics*, 2008.
- [40] L. G. Leslie and P. C. Loh, "A hybrid cascaded multilevel inverter approach," *IEEE Transactions on Power Electronics*, 2013.



10.22214/IJRASET



45.98



IMPACT FACTOR:  
7.129



IMPACT FACTOR:  
7.429



# INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089  (24\*7 Support on Whatsapp)