



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 9 Issue: XII Month of publication: December 2021 DOI: https://doi.org/10.22214/ijraset.2021.39398

www.ijraset.com

Call: 🕥 08813907089 🔰 E-mail ID: ijraset@gmail.com



Mutyala Sri Anantha Lakshmi¹, P. Pushpalatha²

¹PG Student, Department of Electronics and Communication Engineering, VLSI and Embedded Systems, University College of Engineering Kakinada (Autonomous) - 533003, Andhra Pradesh, India

²Assistant Professor, Department of Electronics and Communication Engineering, University College of Engineering Kakinada (Autonomous) - 533003, Andhra Pradesh, India

Abstract: In this paper, we present the design and implementation of the Radix 8 Booth Encoding Multiplier. There are many multipliers in existence in which Radix 8 Booth Encoding Multiplier offers a decrease in area and provides high speed due to its diminution in the number of partial products. This project is designed and simulated on Xilinx ISE 14.7 version software using VHDL (Very High Speed Integrated Circuit Hardware Description Language). Simulation results show area reduction by 33.4% and delay reduction by 45.9% as compared to the conventional method. Keywords: Booth Multiplier, Radix 8, Partial Product

I. INTRODUCTION

In a digital signal processing systems, multipliers play an important role. Multiplication is one of the most fundamental and crucial mathematical operations in programming. In reality, multiplication operations account for 9.72 percent of all instructions in typical scientific applications. Further, these multipliers are employed in the design of various filter architectures. In the past, several multipliers were proposed with compact space, low power, and great performance in mind. Multiplication is achieved by the addition of a certain number of partial products rows. Each partial product row is created by multiplying the multiplier bit to multiplicand one by one. In general to multiply two 8 bit inputs it produces 8 partial products which are complex and require more number of half adders and full adders to get the final multiplied result. This increases the design in terms of both area and complexity. The incorporation of efficient multipliers in the design of architectures enhances the overall efficiency of the design in terms of different parameters like area and delay. So a Radix 8 Booth Encoding Multiplier is proposed which offers diminution in these parameters.

II. RADIX 8 BOOTH ENCODING MULTIPLIER

The Booth multiplier is the most commonly used multiplier to increase the multiplier performance. By using this Radix 8 booth encoding multiplication, for N bit multiplication it generates (N/2 - 1) partial products that is for 8-bit multiplication it generates (8/2 - 1) which is equal to 3 partial products.

Thus by Booth encoding, the number of partial products rows that must be combined to provide the multiplication result can be minimized, further the number of half adders and full adders[1] required to add these partial products decreases which is a major advantage [2]-[4].

A. Booth Algorithm

The booth algorithm is a multiplication algorithm that allows us to multiply the two signed binary integers in 2's complement, respectively. It is very efficient and speeds up the multiplication process performance.

Andrew Donald Booth devised the algorithm in 1950 while working on crystallographic research at Birkbeck College in Bloomsbury, London. Booth devised a method to improve the speed of desk calculators that were faster at shifting than adding. In the field of computer architecture, Booth's algorithm is fascinating.

It works on the string bits 0's in the multiplier that requires no additional bit only shift the right-most string bits and a string of 1's in a multiplier bit weight 2k to weight 2m that can be considered as 2k+1 - 2m.



International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.429

Volume 9 Issue XII Dec 2021- Available at www.ijraset.com

B. Radix 8 Modified Booth Algorithm

Radix 8 represents that the number of bits (multiplier and multiplicand bits) that are used in the multiplication is eight-bit binary.

Here the multiplication process completes in 3 steps.

- 1) Step 1: Every multiplication contains a multiplier (P) and a multiplicand (C). Consider an 8bit multiplication, initially, the multiplier bits are segregated into groups i.e. 4 bits are grouped with one overlap bit. Later formed groups are passed to a decoder, where it will decide which operation has to be performed on the multiplicand. (*The operations to be performed is shown in the Radix 8 booth encoding table, Table 1*)
- 2) Step 2: It will generate the partial products by performing a corresponding operation on the multiplicand.
- 3) Step 3: Finally, the obtained partial products in the above step are to be added using adders.

TABLE 1: Radix 8 Booth Encoding Table					
Segregated Multiplier	Corresponding				
4-bits	Operation				
0000	0				
0001	1 X C				
0010	1 X C				
0011	2 X C				
0100	2 X C				
0101	3 X C				
0110	3 X C				
0111	4 X C				
1000	-4 X C				
1001	-3 X C				
1010	-3 X C				
1011	-2 X C				
1100	-2 X C				
1101	-1 X C				
1110	-1 X C				
1111	0				

TABLE	1.	Radix	8	Booth	Encodin	σ'	Table
IADLL	1.	Rauin	υ	Doom	Litcouili	8	rabic

C. Sign Extension Corrector

The Sign Extension Corrector is meant to expand the capacity of the Booth multiplier by multiplying both the unsigned and signed numbers.

The following is the principle of sign extension, which converts a signed multiplier to a non signed multiplier:

When unsign is signalled, that is unsigned bit value = 0 indicates that the unsigned number is being multiplied, while unsigned bit value = 1 indicates that the signed number is being multiplied.

Sign	Corresponding Operation
0	Unsigned Multiplication
1	Signed Multiplication

Table 2:	Sign	Extension	Corrector



III. RESULTS AND DISCUSSION

This project is implemented on Xilinx software 14.7 version using VHDL language, Spartan 6 device family, XC6SLX100T Device and the package used is FGG900 with a speed grade of "-3".

Objects Simulation Objects for a	↔ 🖬 🗗 🗙	Ð							
Simulation Objects for n		9	Name	Value		2 us	3us	4us	5us
Part State	1.242		🕨 📷 x[7:0]	01111110	10011011	01100100	11010010	10000101	01111110
Object Name	Value	2	🕨 📑 y[7:0]	00100100	01101111	01001101	00100011	01010101	00100100
⊳ 📷 x[7:0]	01111110	0	▶ 📑 result[15:0]	0001000110111000	01000011001101	00011110000101	0001110010110110	00101100001010	000100011011100
⊳ 📸 y[7:0]	00100100	0	▶ 📢 op1[3:0]	1100	0110	1000	0100	1010	1100
result[15:0]	0001000110111000	×	op2[3:0]	1111	0110	1001	0100	0001	1111
⊳ 💑 op1[3:0] ⊳ 💑 op2[3:0]	1100	1					1		
op2[3:0]	0011	2	▶ 🔣 op3[3:0]	0011	0100	0011	0110	0100	0011
p1[9:0]	1110111000	+	🕨 🥳 p1[9:0]	1110111000	0101001101	1011001100	0001000110	110000001	1110111000
p2[9:0]	0000000000	Î	🕨 橘 p2[9:0]	000000000	0101001101	1100011001	0001000110	0001010101	000000000
p3[9:0]	0001001000	1	🕨 😽 p3[9:0]	0001001000	0011011110	0010011010	0001101001	0010101010	0001001000
> 🏹 pp1[15:0]	111111110111000	4	▶ 🔣 pp1[15:0]	1111111110111000	00000001010011	11111110110011	0000000001000110	11111111000000	111111111011100
⊳ 式 pp2[12:0]	000000000000	109	pp2[12:0]	0000000000000	0000101001101	1111100011001	0000001000110	0000001010101	0000000000000
> 🏹 pp3[9:0]	0001001000	S		0001001000	0011011110	0010011010	0001101001	0010101010	0001001000
pp22[15:0]	000000000000000000000000000000000000000	ZIL							
pp33[15:0]	0001001000000000		▶ 🔣 pp22[15:0]	000000000000000000000000000000000000000	00001010011010	11111000110010	0000001000110000	00000010101010	000000000000000000000000000000000000000
⊳ 式 s[15:0]	1110110110111000	-	▶ 🔩 pp33[15:0]	0001001000000000	00110111100000	00100110100000	0001101001000000	00101010100000	00010010000000
c[16:0]	00010010000000000		🕨 🔣 s[15:0]	1110110110111000	00111100101001	00100000100001	0001100000110110	11010111001010	11101101101101100
▶ 式 c1[16:0]	11101100000000000		▶ 📑 c[16:0]	00010010000000000	00000011010010	11111110110010	00000010010000	00101010100000	0001001000000.
			c1[16:0]	111011000000000000	00111100100000	11100001100000	0000000000000000	11010111000000	11101100000000.
			() Change						

Figure 1: Simulation result of Radix 8 Booth Encoding Multiplier using Weinberger Adder

The comparison of specific parameters such as area and time between the existing and proposed methods is shown in Table 3. By these values, we can say that the proposed method requires less area and provides high speed compared to the existing conventional multiplier.

rable 5. Comparison of the existing and proposed method					
		Proposed Method			
	Existing Method	(Radix 8 Booth			
Parameter	(General	Encoding			
	Multiplier)	Multiplier)			
Area	871	580			
Time(ns)	29.024	15.704			

Table 3: Comparison of the existing and proposed method

IV.CONCLUSION

In this brief, by the design and implementation of Radix 8 Booth Encoding Multiplier, it has been proved that the speed of multiplication can be increased and also it requires less area compared to the conventional method. Thus this proposed method can be used for less area and high-speed digital signal processing applications.

REFERENCES

- [1] Comparison of High-Speed VLSI Adders, Jayanthi A.N. (2013) [22] High-performance VLSI adders, R. Suganya, D. Meganathan, (2015) D. Kornack and P. Rakic, "Cell Proliferation without Neurogenesis in Adult Primate Neocortex," Science, vol. 294, Dec. 2001, pp. 2127-2130, doi:10.1126/science.1065467.
- [2] Design of Low Power Approximate Radix-8 Booth Multiplier, K. Sindhuja, C. Thiruvenkatesan, RTICCT 2017 (Volume 5 Issue 17)
- [3] Approximate Radix-8 Booth Multipliers for Low-Power and High-Performance Operation, (2015), IEEE Transactions on Computers
- [4] High Speed-Low Power Radix-8 Booth Decoded Multiplier, International Journal of Computer Applications (0975 8887) Volume 73– No.14, July 2013











45.98



IMPACT FACTOR: 7.129







INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24*7 Support on Whatsapp)