iJRASET
International Journal For Research in Applied Science and Engineering Technology

INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 13 **Issue:** V **Month of publication:** May 2025

DOI: https://doi.org/10.22214/ijraset.2025.70352

www.ijraset.com

Call: 08813907089 | E-mail ID: ijraset@gmail.com

International Journal for Research in Applied Science & Engineering Technology (IJRASET)
ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538
Volume 13 Issue V May 2025- Available at www.ijraset.com

Realisation of Digital Memory Unit Using VHDL And FPGA

Soumen Pal[1], Srabani Roy[2], Jaga Bandhu Saha[3], Rajaasree Naskar[4], Surjo Saha[5], Moumi Saha[6]
[1]AssistantProfessor, [2]Technica1Assistant, [3, 4, 5, 6]Student, Department of Electronics & Communication Engineering, NaruIa Insfitute of Technology, Kolkata, India

Abstract: ***The design process involves defining the RAM's architecture using VHDL, which includes address decoding, data input/output mechanisms, and clock synchronization. The functionality is validated through simulation using VHDL simulation tools, ensuring accurate read and write operations. The synthesized design is then implemented on an FPGA kit, leveraging itsreconfigurabilitytorealizetheRAM'shardware.Testingisperformed toverifythefunctionality inareal-time environment, examining parameters such as read/write latency and data integrity. This project demonstrates the practical applicationof digitaldesignprinciples, VHDL programming,andFPGAimplementationtechniques. The 128•8 RAM module serves asafoundational component forlarger digital systems,offering scalable memory solutions forembedded and computational applications.***

Index terms—Single-PortRAM,VHDL, FPGA, Memory Design, 128•8 Memory, Hardware, Description Language (HDL), FPGA Kit, Reconfigurable Logic.

I. INTRODUCTION

Inmoderndigitalsystems,memoryplaysacrucialroleinstoringandretrievingdataefficiently.Amongvariousmemorytypes,RAM (Random Access Memory) is widely used due to its fast read and write operations. A Single-Port RAM (SPR) is a memory configuration where both read and write operations cannot occur simultaneously but can be performed independently at different times. This makes single-port RAM an ideal solution for systems that require simple memory architectures with low resource consumption, such as embedded systems, microcontrollers, and digital signal processing applications.

RAM allows your computer to perform many of its everyday tasks, such as loading applications, browsing the internet, editing a spreadsheet,orexperiencing thelatestgame.Memoryalsoallowsyoutoswitchquicklyamongthesetasks,remembering whereyou are inonetask when youswitch toanother task.Inthecontext ofFPGA(Field-ProgrammableGateArray) design, VHDL(VHSIC Hardware Description Language) is a popular language used to describe and implement digital circuits. This design aims to implementaSingle-PortRAMmemoryunitusingVHDLforanFPGA-basedsystem.TheSingle-PortRAMwillhaveasingleaccess portfor both reading andwriting data,controlled byawriteenable signal.FPGAs areprogrammable siliconchipswithacollection of programmable logicblockssurroundedbyInput/Outputblocksthatareputtogetherthroughprogrammableinterconnectresources tobecomeanykindofdigital circuitorsystem.TheFPGAwillbeusedtostoredataatspecificmemorylocations,allowing readand write operations tooccur based on control signals and thesystem clock.The objective of this design is tocreate asimple, efficient memoryblockthatcanbeeasilyincorporated intoFPGAsystemsrequiringnon-simultaneousread/writeoperations.Thedesignwill featurekey components suchastheaddressbus,databus,clocksignal,andwriteenablesignal,whichwillbemanagedintheVHDL code to implement the desired functionality.[4]

II. LITERATURE SURVEY

A. Key concepts and Terminology

VHDL(VHSICHardwareDescriptionLanguage):-

VHDLisahardwaredescription language usedtomodelanddesigndigitalsystems.Itallowsengineerstodescribe thebehaviorand strucmre of electronic systems at various levels of abstraction. VHDL is widely used in the design, simulation, and synthesis of digital circuits for FPGAs and ASICs.

B. Key Features of VHDL:

- Concurrency:VHDLinherentlysupportsconcurrentexecution,makingitsuitableformodelingparalleldigitalcircuits.

- Modularity: Supportsmodulardesign,makingcomplexdesignseasiertomanage.
- SimulationandSynthesis:Allowsfunctionalsimulationtoverifydesigncorrectnessandsynthesistoimplementthedesignon hardware.
- PlatformIndependence:Portableacrossvarioussimulationtoolsand FPGA/ASICplatforms.
- RichDataTypes:Supportsuser-defineddatatypes,arrays,andenumerations.[1]

C. DigitalMemoryUnit:-Single-PortRAM Digital Memory:

Adigitalmemoryunitstoresbinarydatathatcanberead orwritten. Asingle-portRAM isatype ofmemory where asingleaccess point is used for both reading and writing operations.

Single-PortRAMFeatures:

1) .Size:Fora128Xconfiguration,thememoryhas128locations,eachstoring8-bitdata.

2) Addressing:128locationsrequirea7-bitaddress (2^7=128).

3) DataBusWidth:8bitsfordatainanddataout.

4) .ControlSignals:

- WriteEnable (WE):Specifieswhethertowriteorreaddata.
- Clock(CLK):Synchronizesoperations.
- ChipEnable(CE):Activatesthememoryunit.

D. SynthesisofDigitalCircuits

Synthesis:

Synthesisistheprocessofconvertingahigh-level hardwaredescription(e.g.,VHDLcode)intoalow-levelimplementationsuitable for FPGA or ASIC hardware.

StepsinSynthesis:

1) RTL(RegisterTransferLevel)Description:High-leveldesigndescriptionusingVHDLorVerilog.

2) LogicOptimization: Optimizes Booleanexpressions andminimizeslogicgates.

3) TechnologyMapping:Mapsthedesigntothetarget FPGAorASICtechnology.

4) PlacementandRouting: Allocatesphysicalresources(LUTs,flip-flops)andconnectsthemontheFPGA.[7]



Fig1:TechnologySchematic

III. RAM DESIGN USING YHDL

A. Basic Memory Structures

Earlystudiesfocusedonthefundamentaldesignofmemoryunitssuchas ROMandRAM,outliningthearchitectureandoperational principles (Wakerly, 2000; Mano, 1993). [9][10]

B. VHDLin Digital Design

Perry(2002)andAshenden (2008)providedcomprehensiveguidesonusingVHDLfordigitaldesign,highlighting itssyntax, semantics, and application in designing various digital components, including memory units.[11][12]sram1



Fig.2showstheRTLSchematicofSinglePortRAMmemory.

IV. DESIGN SPECIFICATIONS

Fortheimplementationofthe128x8single-portRAMin VHDL,thefollowingdesignspecifications are considered:

1) RAM_CLOCK:theclocksignal forsequentiallywritingdatatothesingle-portRAM.
2) RAM_DATA_IN:8-bitinputdatatobewrittentoRAMattheprovidedinputaddressRAM_ADDRwhenitisenabled.
3) RAM_WR:WriteenablesignalforwritingtoRAM,onlyifRAM_WR=1,RAM_DATA_INiswrittentotheRAMattherisingedgeof the clock signal.
4) RAM_ADDR: 6-bitAddresswhere8-bitinputdataare written to anddata are read out. 5.RAM_DATA_OUT:8-bitoutput data read out fromtheprovidedinputaddressRAM_ADDR.[12]



Fig3:SimulationresultofsingleportRAMinVHDL.

V. FPG ARE ALIZATION

Inthis design,we haveimplementedthe 1288 Single-Port RAMonagenericFPGAplatformusingVHDL.Below are the steps involved inthe design and implementation process:

1) VHDLDesign: Thememory unitwasdesignedusingVHDLcode, whichdefinesthebehavioroftheRAM. Thedesigninvolves specifying thememory size(128 locations, each with 8bits), address bus width, databus width, andcontrol signals suchas read/write enable.

- EntityDeclaration:Thedesignstartswiththeentitydeclaration,whichdefinestheinputandoutputports.The inputs includetheclock, reset,address,datainput(for writing),andcontrolsignals.
- Architecture: Thearchitecture sectiondescribestheinternallogic.Aprocessblockisusedtohandletheread/write operations, triggered by the clock and control signals.

2) Synthesis andSimulation:After writing theVHDL code, the designissynthesized usingFPGAsynthesis tools (e.g., Xilinx Vivado orIntelQuartus). The simulation of thedesign iscarried outusing tools like ModelSim toverify thefunctionality oftheRAM.

- Testbench Creation: Atestbench iscreatedtosimulatethebehavioroftheRAM.Thistestbenchappliesvariousaddress, data,andcontrolsignals totestthereadandwriteoperations under different conditions.

3) FPGA Implementation: Once thedesignpasses simulation, thesynthesized bitstream isloadedonto anFPGA board (e.g., Xilinx orIntelFPGA). TheFPGA kitisconnected toatestingsetup whereinputvalues areapplied, and theoutput is verified.[6]

Fig4:FPGA interface

VI. APPLICATIONS OF SINGLE PORTRAM

Single-portRAMis essentialinmanyembeddedsystemdesigns,especiallywheresimplememorysolutionsarerequired.The applications include:

1) EmbeddedSystems:Single-portRAMis oftenusedin microcontrollers, where simple data storage and retrievalare needed for operations lilce data buffering and stack management.

2) DataStorage:Thel28•8memorycan beused inapplicationslikedatalogging, caching,ortemporarystorageforprocessingina varietyofelectronicdevices, includingIoTdevices.

3) ControlSystems: Incontrolsystems,wherefastaccesstomemoryisrequired tostoreandretrievesensordata,asingle-port RAM can efficiently handle these tasks.

4) SignalProcessing:InFPGA-based signalprocessingsystems,asingle-port RAMcanbeusedtostoreintermediate results,suchas in digital filters or Fourier transforms.

5) Prototyping:FPGA implementationsofRAM modules allowdesigners toquickly prototype systems, makingsingle-portRAM a valuable resource in early-stage product development.

VII. CONCLUSION

Inthis paper,wehavesuccessfully designed and implemented al28•8Single-Port RAM usingVHDLandan FPGAkit.Thedesign leveragesVHDL'sabilitytodescribehardwarebehavior,whiletheFPGAprovidesthehardwareplatformtovalidatethedesign.The systemperformsreadandwriteoperationscorrectly,andthedesigncanbeexpanded orintegrated intomorecomplexsystems.This implementation serves as a useful memory solution for embedded systems, prototyping, and applications requiring efficient data storage.

VIII. FUTURE ENHANCMENTS

Thecurrentdesignofasingle-port RAM canbeenhanced in several ways tomeet evolving demands indigital systems. Oneofthe mostpromising enhancements isthedevelopment ofa dual-port RAM, enabling simultaneous read and write operations, which is criticalforapplicationsrequiring high-speeddataprocessing, suchas video processing orreal-time analytics.Additionally, thedesign canbemademoreflexible byintroducing parameterization,allowing users todynamically configure memorysize during synthesis to suit specific application requirements.

Incorporatingerrordetectionandcorrection(ECC)mechanisms,suchasHammingCode,wouldsignificantlyenhancethereliability ofthe RAM, ensuring data integrity in critical systems. Furthermore, power optimization techniques, like clock gating, could be implementedto reduce energy consumption, making the design moresuitable for energy-sensitive applications. To improve data transfer efficiency, support for burst read and write operations could be added, which is particularly advantageous in high-speed communicationsystems.

Anotherareaofenhancement liesin memory initialization,where theRAM could bepreloaded with specific datafrom an external file, improving itsutilityin simulations and practical applications. Advanced integration couldalsobeachieved byadding support forwidelyusedcommunicationprotocolslikeAXIorAvalon,allowingseamlessconnectivity withmodemSoCarchitectures.Built- inself-test (BIST) mechanisms couldfurtherenhance thedesign byenabling automated testinganddebugging, ensuring reliability during deployment.

Formore complex systems,theRAM couldbe integrated with soft-core processors, such asXilinx MicroBlaze orIntel NiosII,to provide embedded processing capabilities. Finally, performance can be optimized by leveraging FPGA-specific features, such as usingblockRAMs(BRAMs)ordistributed RAMs, toimprovespeedandresource utilization.Theseenhancements notonlyexpand thescopeofapplications butalsoimprovetheperformanceand reliabilityofthe RAM design.[2][5]

REFERENCES

[1] Bhaskar,D.(2009).VHDLPrimer(3rded.).PearsonEducation.
[2] Xilinx.(2023).VivadoDesignSuiteUserGuide. Retrieved from https://www.xilinx.com
[3] .Patel,P.,&Shah,S.(2015).FPGAPrototypingByVHDLExamples: XilinxSpartan-3Version. Wiley.
[4] IEEEStd1076-2008(VHDL).VHDLLanguage ReferenceManual.
[5] Rabaey,J.,Chandrakasan,A.,&Nikolic,B.(2009).DigitalIntegratedCircuits:ADesign Perspective (2nd ed.). Pearson Prentice Hall.
[6] Z.Ullah,M.K.Jaiswal,Y.C.ChanandR.C.C.Cheung,“FPGAImplementationofSRAM-basedTernaryContentAddressable Memory,”IEEE26th Int. Parallel and Distributed Symposium Workshops&PhdForum,pp.383-388,2012.
[7] M.M.Soni,P.K.Dakhole,“FPGAImplementationofContentAddressableMemoryBasedInformationdetectionSystem,”IEEE Xplore, 2014.
[8] L.M.lonescu,A.G.Mazare andG.Serban,“FPGAlmplementationofanAssociative ContentAddressable Memory,”Int. Conference on Applied Electronics, September, 2011.
[9] Wakerly,J.F.(2000).DigitalDesign.PrinciplesandPractices.3rded.PrenticeHall.
[10] Mano, M. M. (1993). Digital Design. 2nd ed. Prentice Hall.
[11] Perry,D.(2002).VHDL.’Piogiamming by Example.4thed.McGraw-Hill.
[12] Ashenden,P.J.(2008).TheDesigner'sGuidetoVHDL.2nded.MorganKaufmann.



10.22214/IJRASET

45.98

IMPACT FACTOR: 7.129

IMPACT FACTOR: 7.429

INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY