



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 13 Issue: V Month of publication: May 2025

DOI: https://doi.org/10.22214/ijraset.2025.70352

www.ijraset.com

Call: © 08813907089 E-mail ID: ijraset@gmail.com



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538

Volume 13 Issue V May 2025- Available at www.ijraset.com

Realisation of Digital Memory Unit Using VHDL And FPGA

Soumen Pal¹, Srabani Roy², Jaga Bandhu Saha³, Rajaasree Naskar⁴, Surjo Saha⁵, Moumi Saha⁶

¹AssistantProfessor, ²TechnicalAssistant, ^{3, 4, 5, 6}Student, Department of Electronics & Communication Engineering, Narula Insfitute of Technology, Kolkata, India

Abstract: The design process involves defining the RAM's architecture using VHDL, which includes address decoding, data input/output mechanisms, and clock synchronization. The functionality is validated through simulation using VHDL simulation tools, ensuring accurate read and write operations. The synthesized design is then implemented on an FPGA kit, leveraging its reconfigurability to realize the RAM's hardware. Testing is performed to verify the functionality in a real-time environment, examining parameters such as read/write latency and data integrity. This project demonstrates the practical application of digital design principles, VHDL programming, and FPGA implementation techniques. The 128•8 RAM module serves as a foundational component for larger digital systems, of fering scalable memory solutions for embedded and computational applications.

Index terms—Single-PortRAM,VHDL, FPGA, Memory Design, 128•8 Memory, Hardware, Description Language (HDL), FPGA Kit, Reconfigurable Logic.

I. INTRODUCTION

Inmoderndigitalsystems,memoryplaysacrucialroleinstoringandretrievingdataefficiently. Amongvarious memorytypes, RAM (Random Access Memory) is widely used due to its fast read and write operations. A Single-Port RAM (SPR) is a memory configuration where both read and write operations cannot occur simultaneously but can be performed independently at different times. This makes single-port RAM an ideal solution for systems that require simple memory architectures with low resource consumption, such as embedded systems, microcontrollers, and digital signal processing applications.

RAM allows your computer to perform many of its everyday tasks, such as loading applications, browsing the internet, editing a spreadsheet, or experiencing the latest game. Memory also allows you to switch quickly among these tasks, remembering where you are inone task when you switch to another task. In the context of FPGA (Field-Programmable Gate Array) design, VHDL (VHSIC Hardware Description Language) is a popular language used to describe and implement digital circuits. This design aims to implement a Single-PortRAM memory unit using VHDL for an FPGA-based system. The Single-PortRAM will have a single access port for both reading and writing data, controlled by a writeenable signal. FPGAs are programmable siliconchips with a collection of programmable logic blocks surrounded by Input/Output blocks that are put together through programmable interconnect resources

tobecomeanykindofdigital circuitorsystem. The FPGA will be used to store data at specific memory locations, allowing read and write operations to occur based on control signals and the system clock. The objective of this design is to create a simple, efficient memory block that can be easily incorporated into FPGA systems requiring non-simultaneous read/write operations. The design will feature key components such as the address bus, databus, clock signal, and write enablesignal, which will be managed in the VHDL code to implement the desired functionality. [4]

II. LITERATURE SURVEY

A. Key concepts and Terminology

VHDL(VHSICHardwareDescriptionLanguage):-

VHDLisahardwaredescription language usedtomodelanddesigndigitalsystems. Itallowsengineerstodescribe thebehaviorand strucmre of electronic systems at various levels of abstraction. VHDL is widely used in the design, simulation, and synthesis of digital circuits for FPGAs and ASICs.

B. Key Features of VHDL:

Concurrency: VHDLinherentlysupportsconcurrentexecution, making itsuitable for modeling parallel digital circuits.



International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538

Volume 13 Issue V May 2025- Available at www.ijraset.com

- Modularity: Supportsmodulardesign,makingcomplexdesignseasiertomanage.
- SimulationandSynthesis:Allowsfunctionalsimulationtoverifydesigncorrectnessandsynthesistoimplementthedesignon hardware.
- PlatformIndependence:PortableacrossvarioussimulationtoolsandFPGA/ASICplatforms.
- RichDataTypes:Supportsuser-defineddatatypes,arrays,andenumerations.[1]

C. DigitalMemoryUnit:-Single-PortRAM Digital Memory:

Adigitalmemoryunitstoresbinarydatathatcanberead orwritten. Asingle-portRAM isatype ofmemory where asingleaccess point is used for both reading and writing operations.

Single-PortRAMFeatures:

- 1) .Size:Fora128Xconfiguration,thememoryhas128locations,eachstoring8-bitdata.
- 2) Addressing: 128locations require a 7-bit address ($2^7 = 128$).
- 3) DataBusWidth:8bitsfordatainanddataout.
- 4) .ControlSignals:
- WriteEnable (WE):Specifieswhethertowriteorreaddata.
- Clock(CLK):Synchronizesoperations.
- ChipEnable(CE):Activatesthememoryunit.

D. SynthesisofDigitalCircuits

Synthesis:

Synthesisistheprocessofconvertingahigh-level hardwaredescription(e.g.,VHDLcode)intoalow-levelimplementationsuitable for FPGA or ASIC hardware.

StepsinSynthesis:

- 1) RTL(RegisterTransferLevel)Description:High-leveldesigndescriptionusingVHDLorVerilog.
- 2) LogicOptimization: Optimizes Booleanexpressions and minimizes logic gates.
- 3) TechnologyMapping:MapsthedesigntothetargetFPGAorASICtechnology.
- 4) PlacementandRouting: Allocatesphysicalresources(LUTs,flip-flops)andconnectsthemontheFPGA.[7]





Fig1:TechnologySchematic

III. RAM DESIGN USING YHDL

A. Basic Memory Structures

Earlystudies focused on the fundamental design of memory units such as ROM and RAM, outlining the architecture and operational principles (Wakerly, 2000; Mano, 1993). [9][10]





ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538 Volume 13 Issue V May 2025- Available at www.ijraset.com

B. VHDLin Digital Design

Perry(2002)andAshenden (2008)providedcomprehensiveguidesonusingVHDLfordigitaldesign,highlighting itssyntax, semantics, and application in designing various digital components, including memory units.[11][12]sram1




Fig. 2 shows the RTLS chematic of Single PortRAM memory.

IV. DESIGN SPECIFICATIONS

Fortheimplementationofthe 128x8 single-portRAM in VHDL, the following design specifications are considered:

- 1) RAM_CLOCK:theclocksignal forsequentiallywritingdatatothesingle-portRAM.
- RAM_DATA_IN:8-bitinputdatatobewrittentoRAMattheprovidedinputaddressRAM_ADDRwhenitisenabled.
- 3) RAM_WR:WriteenablesignalforwritingtoRAM,onlyifRAM_WR=1,RAM_DATA_INiswrittentotheRAMattherisingedgeof the clock signal.
- 4) RAM_ADDR: 6-bitAddresswhere8-bitinputdataare written to anddata are read out. 5.RAM_DATA_OUT:8-bitoutput data read out fromtheprovidedinputaddressRAM ADDR.[12]



Fig 3: Simulation result of single port RAM in VHDL.

V. FPG ARE ALIZATION

In this design, we have implemented the 1288 Single-Port RAM on a generic FPGA platform using VHDL. Below are the steps involved in the design and implementation process:

- VHDLDesign: Thememory unitwasdesignedusingVHDLcode, whichdefinesthebehavioroftheRAM. Thedesigninvolves
 specifying thememory size(128 locations, each with 8bits), address bus width, databus width, and control signals such as read/write
 enable.
- EntityDeclaration:Thedesignstartswiththeentitydeclaration,whichdefinestheinputandoutputports.The inputs include the clock, reset,address,datainput(for writing),andcontrolsignals.
- Architecture: Thearchitecture sectiondescribestheinternallogic. Aprocessblockisusedtohandletheread/write operations, triggered by the clock and control signals.



International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538

Volume 13 Issue V May 2025- Available at www.ijraset.com

- 2) Synthesis and Simulation: After writing the VHDL code, the designissynthesized using FPGA synthesis tools (e.g., Xilinx Vivado orIntelQuartus). The simulation of thedesign is carried outusing tools like ModelSim toverify the functionality of the RAM.
- iscreated to simulate the behavior of the RAM. This test benchapplies various address, Testbench Creation: Atestbench data, and control signals to test the read and write operations under different conditions.
- 3) FPGA Implementation: Once the design passes simulation, the synthesized bitstream is loaded onto an FPGA board (e.g., Xilinx orIntelFPGA). TheFPGA kitisconnected toatestingsetup whereinput values are applied, and the output is verified. [6]



VI. APPLICATIONS OF SINGLE PORTRAM

Single-portRAMis essentialinmanyembeddedsystemdesigns, especially where simple memory solutions are required. The applications include:

- 1) EmbeddedSystems:Single-portRAMis oftenusedin microcontrollers, where simple data storage and retrievalare needed for operations lilce data buffering and stack management.
- 2) DataStorage:Thel28•8memorycan beused inapplicationslikedatalogging, caching, or temporary storage for processing in a varietyofelectronicdevices, includingIoTdevices.
- 3) ControlSystems: Incontrolsystems, wherefastaccesstomemory is required to store and retrieves ensordata, a single-port RAM can efficiently handle these tasks.
- 4) SignalProcessing:InFPGA-based signalprocessingsystems, a single-port RAM can be used to store intermediate results, such as in digital filters or Fourier transforms.
- 5) Prototyping:FPGA implementationsofRAM modules allowdesigners toquickly prototype systems, makingsingle-portRAM a valuable resource in early-stage product development.

VII. CONCLUSION

Inthis paper, wehavesuccessfully designed and implemented al28 • 8 Single-Port RAM using VHDL and an FPGA kit. The design leveragesVHDL'sabilitytodescribehardwarebehavior, whiletheFPGA provides the hardware platform to validate the design. The systemperformsreadandwriteoperationscorrectly, and the design can be expanded orintegrated intomorecomplex systems. This implementation serves as a useful memory solution for embedded systems, prototyping, and applications requiring efficient data storage.

VIII. **FUTURE ENHANCMENTS**

Thecurrentdesignofasingle-port RAM canbeenhanced in several ways tomeet evolving demands indigital systems. Oneofthe mostpromising enhancements isthedevelopment of adual-port RAM, enabling simultaneous read and write operations, which is criticalforapplications requiring high-speeddata processing, such as video processing or real-time analytics. Additionally, the design canbemademoreflexible byintroducing parameterization, allowing users todynamically configure memorysize during synthesis to suit specific application requirements.

Incorporatingerrordetectionandcorrection(ECC)mechanisms, suchas HammingCode, would significantly enhance the reliability RAM, ensuring data integrity in critical systems. Furthermore, power optimization techniques, like clock gating, could be implemented to reduce energy consumption, making the design more suitable for energy-sensitive applications. To improve data transfer efficiency, support for burst read and write operations could be added, which is particularly advantageous in high-speed communication systems.

Anotherarea of enhancement lies in memory initialization, where the RAM could be preloaded with specific data from an external file, improving itsutilityin simulations and practical applications. Advanced integration couldalsobeachieved byadding support forwidelyusedcommunicationprotocolslikeAXIorAvalon, allowing seamless connectivity with modem So Carchitectures. Built-inselftest (BIST) mechanisms couldfurtherenhance thedesign byenabling automated testinganddebugging, ensuring reliability during deployment.



International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.538

Volume 13 Issue V May 2025- Available at www.ijraset.com

Formore complex systems, the RAM could be integrated with soft-core processors, such as Xilinx MicroBlaze or Intel Nios II, to provide embedded processing capabilities. Finally, performance can be optimized by leveraging FPGA-specific features, such as using block RAMs (BRAMs) or distributed RAMs, to improve speed and resource utilization. These enhancements not only expand the scope of applications but also improve the performance and reliability of the RAM design. [2][5]

REFERENCES

- [1] Bhaskar, D. (2009). VHDLPrimer (3rded.). Pearson Education.
- [2] Xilinx.(2023).VivadoDesignSuiteUserGuide. Retrieved from https://www.xilinx.com
- [3] .Patel, P., & Shah, S. (2015). FPGAPrototyping By VHDLExamples: Xilinx Spartan-3 Version. Wiley.
- [4] IEEEStd1076-2008(VHDL).VHDLLanguage ReferenceManual.
- [5] Rabaey, J., Chandrakasan, A., & Nikolic, B. (2009). Digital Integrated Circuits: A Design Perspective (2nd ed.). Pearson Prentice Hall.
- [6] Z.Ullah,M.K.Jaiswal,Y.C.ChanandR.C.C.Cheung, "FPGAImplementation of SRAM-based Ternary Content Addressable Memory," IEEE 26th Int. Parallel and Distributed Symposium Workshops & PhdForum, pp. 383-388, 2012.
- [7] M.M.Soni, P.K.Dakhole, "FPGAImplementation of Content Addressable Memory Based Information detection System," IEEE Xplore, 2014.
- [8] L.M.lonescu, A.G.Mazare and G.Serban, "FPGAlmplementation of an Associative Content Addressable Memory," Int. Conference on Applied Electronics, September, 2011.
- [9] Wakerly, J.F. (2000). Digital Design. Principles and Practices. 3rded. Prentice Hall.
- [10] Mano, M. M. (1993). Digital Design. 2nd ed. Prentice Hall.
- [11] Perry,D.(2002).VHDL.'Piogiamming by Example.4thed.McGraw-Hill.
- [12] Ashenden, P.J. (2008). The Designer's Guideto VHDL. 2nded. Morgan Kaufmann.









45.98



IMPACT FACTOR: 7.129



IMPACT FACTOR: 7.429



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call: 08813907089 🕓 (24*7 Support on Whatsapp)