



# **iJRASET**

International Journal For Research in  
Applied Science and Engineering Technology



---

# **INTERNATIONAL JOURNAL FOR RESEARCH**

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

---

**Volume: 5**

**Issue: XII**

**Month of publication: December 2017**

**DOI:**

**[www.ijraset.com](http://www.ijraset.com)**

**Call:  08813907089**

**E-mail ID: [ijraset@gmail.com](mailto:ijraset@gmail.com)**

# Design and Implementation of LMS and DLMS Adaptive Filter and its Performance Analysis based on FPGA

Miss Rupali A. Mathe<sup>1</sup>, Dr. Ujwala A. Belorkar<sup>2</sup>

<sup>1</sup>M.E. student EXTC, H.V.P.M COET, SGBAU, Amravati, Maharashtra, India.

<sup>2</sup>H.O.D in Dept. of EXTC, H.V.P.M COET, SGBAU, Amravati, Maharashtra, India.

**Abstract:** *The hardware implementation of adaptive filters is a challenging issue in real-time practical noise cancellation, echo cancellation, prediction and system identification applications. An adaptive filter is a kind of filter that changes and updates its specifications according to the application automatically and does not need user intervention to do the changes. A digital filter takes a digital input, gives a digital output, and consists of digital components. An adaptive filter consists of two blocks. The first block named Filter can be a FIR or IIR digital filter. Nowadays FIR filters are more common, because they are less complicated and more stable. The second block is Weight Adaptation that updates filter block weights according to adaptation algorithm to decrease error signal and achieve filter model. In our project we are considering adaptive least mean square (LMS) filter and self-correcting adaptive filter called as delayed least mean square (DLMS) algorithm architectures.*

*The objective of our project is to present implementation of least mean square (LMS) and Delayed least mean square (DLMS) architectures on a Field Programmable Gate Arrays (FPGA) chip. The performance of both approaches is compared in terms of convergence speed, hardware utilization and maximum frequency. The architecture of filter is considered for designing and the VHDL hardware description language is used for algorithm modeling. Modelsim software is used for simulation and Xilinx 13.1 for synthesis and analysis.*

**Keywords:** MS, DLMS, FPGA, Adaptive filter, Modelsim, VHDL.

## I. INTRODUCTION

In signal processing, a filter is a device or process that removes some unwanted components or features from a signal. Filtering is a class of signal processing, the defining feature of filters being the complete or partial suppression of some aspect of the signal. Most often, this means removing some frequencies or frequency bands. However, filters do not exclusively act in the frequency domain; especially in the field of image processing many other targets for filtering exist. One of the most important issues for practical signal processing applications such as sound signal processing is removing the noise signals from origin signals to achieve clear signals. In some cases, the noise model is time varying and could not be removed by stationary- coefficient based filters. To overcome this problem, the adaptive filters are employed that could adapt their coefficients by changing the filter inputs and processing environment conditions and parameters. An adaptive filter is one which can automatically design itself and can detect system variation in time. Adaptive filters may contain FIR or IIR filters with respect to their impulse response, which can be either finite or infinite. Finite impulse response (FIR) filters are digital filters whose response to a unit impulse (unit sample function) is finite in duration. This is in contrast to infinite impulse response (IIR) filters whose response to a unit impulse (unit sample function) is infinite in duration. FIR and IIR filters each have advantages and disadvantages, and neither is best in all situations.

Adaptive digital FIR filters are widely employed in practical real-time digital signal processing, communication and networks applications. They utilize different training techniques for updating the filter weights in dynamic environments. The LMS algorithm is a well-known adaptive algorithm for updating filter coefficients in dynamic and unknown environments. The DLMS algorithm is a pipelined representation of LMS algorithm which uses some registers along the filter and error feedback path. The objective of our project is to present implementation of least mean square (LMS) and Delayed least mean square (DLMS) architectures on a Field Programmable Gate Arrays (FPGA) chip. The aim of this paper is to model the adaptive LMS and DLMS adaptive filters by VHDL and realization of them on FPGA.

## II. LITERATURE REVIEW

Vella, and Debono [1] illustrated an LMS adaptive filter in a line echo cancellation scheme and different architectures were used to implement multiplication blocks for decreasing hardware utilization and increasing computation speed. The ever increasing data rates used in communication systems bring along the need for faster adaptive filtering systems that are capable of handling the echo tail generated. The two main requirements were kept in mind that were, i) robust and stable algorithms to ensure efficient functionality under these conditions and ii) more processing power. This paper describes the implementation of such an adaptive filter on a Xilinx Spartan 3 FPGA.

Pramod K. Meher and Meghamaheswari [2] In their paper, they have presented a modified delayed least means square (DLMS) adaptive algorithm to achieve lower adaptation-delay. They have proposed an efficient pipelined architecture for the implementation of this adaptive filter. They have shown that the proposed DLMS adaptive filter can be implemented by a pipelined inner-product computation unit for calculation of feedback error, and pipelined weight-update units consisting of N parallel multiply accumulators, for filter order N.

Elhossini et al [3] has proposed three different architectures for implementing a least mean square (LMS) adaptive filtering algorithm, using a 16 bit fixed-point arithmetic representation. These architectures were implemented using the Xilinx multimedia board as an audio processing system. The Virtex-II FPGA chip is used to implement the three architectures. A comparison is then made between the three alternative architectures with different filter lengths for performance and area. Results obtained showed an improvement by 90% in the critical part of the algorithm when used to perform it over a pure software implementation. The results was a total speed up 3.86 times. They had also showed that using a pure hardware implementation results in a much higher performance with somewhat lower flexibility.

Fohl and Matthies [4] implemented an adaptive filter on FPGA to investigate the applicability of this chip as a hardware base for real-time audio processing and they concluded that the FPGA is so suited for complex real-time audio processing. A 64-tap 9-bit LMS adaptive FIR filter for active noise control (ANC) was implemented on Altera Cyclone II FPGA considering a 24 KHZ uniform random noise signal.

Kim and Poularikas [5] in their paper developed classic ANC, variable step size ANC and SCAF ANC for removing noise in speech signals and compared those schemes according to their performance and computation complexity. In the paper, an adjusted step size LMS (least mean squares) algorithm is proposed for possible improvements in the performance of adaptive FIR filters in non stationary environments. Nonstationary signals means that the statistical properties of the noise changes in time such as the high frequency channel time variations. They have proposed two methods to improve the adaptive filtering characteristics. One of the proposed methods is based on the signal to noise ratio value for adjusting the adaptive step size parameter. The other method is based on a self-correcting approach for a fast processing time.

T.J. Milna, S.K Mythili [6] has done survey on DLMS Adaptive Filter With Low Delay. This paper present an efficient architecture for implementation of a delayed least mean square adaptive filter. It is concluded that the partial product generator (PPG) architecture is the best for implementation of low power adaptive filter.

## III. PROPOSED WORK

In many practical scenarios it is observed that we are required to filter a signal whose exact frequency response is not known. A solution to such problem is an adaptive filter. An adaptive filter is one which can automatically design itself and can detect system variation in time. An adaptive filter is a computational device that attempts to model the relationship between two signals in real time in an iterative manner. The theory of widely used algorithm named as least mean square (LMS) algorithm was developed by widrow and Hoff in 1960. A significant feature of the LMS algorithm is its simplicity. It does not require matrix inversion nor pertinent correlation function. The simplicity of LMS algorithm made it the standard against other linear adaptive filtering algorithm. The LMS algorithm is a linear adaptive filtering algorithm which consists of two processes. A filtering process, which involves firstly computing the output of filter in response to input signal and secondly generating an estimation error by comparing this output with desired response. Figure below shows general adaptive filter. An adaptive process, which involves the automatic adjustment of parameters of filter in accordance with estimation error.




Fig. 1 General adaptive filter

In filtering process the filter may be FIR or IIR, FIR filters are commonly used as they used forward paths only and are stable. This adaptive weight control mechanism may be different algorithms such as LMS, DLMS, RLS, NLMS which are used for error minimization. LMS algorithm is a least mean square algorithm used among different algorithms due to its simplicity, low computational processing tasks and high robustness.

The combination of these two processes forms a feedback loop. First we have transversal filter around which LMS algorithm is built, responsible for filtering process and we have adaptive control process on tap weights of filter thus called as adaptive weight control mechanism.




Fig. 2 LMS adaptive filter

Details of LMS adaptive filter are presented in fig 2. The tap inputs  $x(n), x(n-1), \dots, x(n-N+1)$  form the elements of N-by-1 tap input vector  $x(n)$  where (N-1) is the no. of delay elements. The tap weights  $w_0(n), w_1(n), \dots, w_{N-1}(n)$  form the elements of N-by-1 tap weight vector  $w(n)$ . During filtering process, the desired response  $d(n)$  is supplied for processing alongside the tap input vector  $x(n)$ . Given this input, the transversal filter produces an output  $y(n)$  used as an estimate of desired response  $d(n)$ .

Accordingly following equations are defined,

Filter output:

$$y(n) = w(n) x(n) \dots\dots\dots(1)$$

Estimation error:

$$e(n) = d(n) - y(n) \dots\dots\dots(2)$$

In adaptive weight control mechanism a scalar version of inner product of estimation error  $e(n)$  and tap input  $x(n-k)$  for  $k= 0, 1, 2, \dots, N-2, N-1$ ; is processed. The result so obtained defines correction applied to tap weight  $w_k(n)$  at iteration  $(n+1)$ . The scaling factor used in this computation is denoted by positive quantity ' $\mu$ ' called as step size parameter. Step size ( $\mu$ ) plays an important role in deciding the error and then weights. But there is a bound on this step size which is denoted as

$$0 < \mu < 2/MS_{max} \dots\dots\dots(3)$$

Where,

$S_{max}$  is the value of power spectral density of tap input  $x(n)$  and M is the filter length.

Tap weight adaptation:

$$w(n+1) = w(n) + \mu x(n)e(n) \dots\dots\dots(4)$$

If we observe, that LMS algorithm requires only 2M+1 multiplications & 2M additions per iterations, where M is the number of tap weights. This is repeated and the new weights minimize the error signal. In other words the computational complexity of LMS algorithm is less than the steepest descent algorithm which is time consuming.

DLMS is a delayed least mean square algorithm which has a pipelined architecture. In the conventional LMS adaptive filter, the estimated signal in each data interval is computed and subtracted from the desire signal. The error is then used to update the tap coefficients before the next sample arrives. The DLMS algorithm is similar to the LMS algorithm, except that in case of DLMS algorithm, the weight increment terms to be used in the current iteration are estimated from the error value and input samples corresponding to a past iteration. Figure 3 shows the structure of conventional DLMS algorithm.




Fig 3 DLMS adaptive filter

From the figure 3 it is clear that the error signal is delayed by n1 number of cycles and then given to weight update block. Same amount of delay is provided to the input signal. In the weight update block these signals are utilized according to the equation 6. The weight update equation algorithm is given by,

$$w(n + 1) = w(n) + \mu u(n - D) e(n - D) \dots\dots\dots(5)$$

Then further n2 number of cycles delay is given and then this output is distributed to FIR filter in terms of new weights.

#### IV. RESULTS AND DESCRIPTION

A LMS and DLMS adaptive filter is designed and compared with respect to performance parameters in this paper. These filters are designed and simulated using Modelsim simulator. Figure 4 and 5 shows the simulation result of LMS adaptive filter. The value of error which is to be minimized is observed with the help of waveform as per input value given to it. The design is also verified. Simulation results are provided within the paper. This design is synthesized and analysed with the help of Xilinx ISE 13.1 design suite for both LMS and DLMS adaptive filters. The performance parameters are observed and compared in tabulated form as under.




Fig 4 Simulation result of LMS Adaptive filter for  $x_{in}=119$  and  $d_{in}=76$ .

The simulation result of the DLMS adaptive filter is same as that of LMS adaptive filter which is shown in 5 below.




Fig 5 Simulation result of DLMS Adaptive filter for  $x_{in}=119$  and  $d_{in}=76$ .

Synthesis and analysis of LMS and DLMS adaptive filters are done using Xilinx 13.1 design module and following comparison results are obtained

TABLE I  
COMPARISON OF LMS AND DLMS ADAPTIVE FILTERS

PARAMETERS	LMS	DLMS
Number of slice registers	24	40
Number of slice LUT's	30	26
Number of occupied slices	8	13
Number of LUT flip-flop pairs used	30	50
Propagation delay	18.908 ns	17.454 ns
Maximum frequency	0.0528 GHz	0.0572 GHz
Throughput	422.40 Mbps	457.60 Mbps

### V. CONCLUSIONS


The implementation of least mean square (LMS) and self-correcting adaptive filter (SCAF) i.e Delayed least mean square (DLMS) architectures on a Field Programmable Gate Arrays (FPGA) chip is proposed. Thus, the comparison of the behavior of algorithms in terms of Hardware utilization, convergence speed and the frequency is carried out.

The direct FIR architecture is considered for filter designing and the VHDL hardware description language is used for algorithm modeling. These filters are designed and simulated using Modelsim simulator. This design is synthesized and analyzed with the help of Xilinx ISE 13.1 design suite for both LMS and DLMS adaptive filters.

The results demonstrates that the DLMS FIR filter is faster than LMS FIR filter which comes from the pipeline architecture and is showing improved behavior of performance parameters.

### REFERENCES

- [1] Daphni S, Bamini S, Judith Johnsi J, Thavasumony D, " FPGA Implementation of Adaptive Filtering", International Journal of Engineering Trends and Technology (IJETT) – Volume 19 Number 4 – Jan 2015.
- [2] T.J.Milna , S.K Mythili, " Survey on DLMS Adaptive Filter With Low Delay", International Journal of Research in Computer and Communication Technology, Vol 3, Issue 9, September – 2014.
- [3] Pramod Kumar Meher, Sang Yoon Park, "Critical-Path Analysis and Low Complexity Implementation of LMS Adaptive Algorithm", IEEE Transaction on circuit and systems-I: Regular papers, Vol.61, No.3, March 2014.



- [4] Xianglei Dong, Huiyong Li, Yu Wang, "High-speed FPGA Implementation of an Improved LMS Algorithm", 978-1-4799-2150-8/13/\$31.00 ©2013 IEEE.
- [5] Hesam Ariyadoost, Yousef S. Kaviani, Karim Ansari-Asl, "Two Dimensional Systolic Adaptive DLMS FIR Filters for Image Processing on FPGA", 978-1-4673-1148-9/112/\$31.00 ©2012 IEEE.
- [6] Naresh Grover, Dr. M. K. Soni "Reduction of Power Consumption in FPGAs - An Overview", I.J. Information Engineering and Electronic Business , 2012, 5, 50-69
- [7] Alfredo Rosado-Muñoz, Manuel Bataller-Mompeán, Emilio Soria-Olivas, Claudio Scarante, and Juan F. Guerrero-Martínez, "FPGA implementation of an adaptive filter robust to impulsive noise: two approaches," IEEE Transactions on Industrial Electronics, vol. 58, no. 3, pp. 860-870, March 2011.
- [8] Sudhanshu Baghel, Rafiahamed Shaik , "FPGA Implementation of Fast Block LMS Adaptive Filter Using Distributed Arithmetic for High Throughput", 978-1-4244-9799-7/11/\$26.00 ©2011 IEEE.
- [9] Pramod K. Meher and Megha Maheswari, "A High-Speed FIR Adaptive Filter Architecture using a Modified Delayed LMS Algorithm", 978-1-4244-9474-3/11/\$26.00 ©2011 IEEE
- [10] Yaghoob Mollaei, "Hardware implementation of adaptive filters," Proceeding of IEEE Student Conference on Research and Development (SCORE D 2009), Malaysia, pp. 45-48, November 2009.
- [11] R. Mustafa, M. A. Mohd Ali, C. Umat, and D. A. Al-Asady, "Design and implementation of least mean square adaptive filter on altera cyclone II field programmable gate array for active noise control," IEEE Symposium on Industrial Electronics and Applications (ISIEA), Kuala Lumpur, Malaysia, pp. 479-484, October 2009.
- [12] Zhenbin Gao, Xiangye Zeng, Jingyi Wang, Jianfei Liu, "FPGA implementation of adaptive IIR filters with particle swarm optimization algorithm," 11th IEEE International Conference on Communication Systems (ICCS), Singapore, pp. 1364-1367, November 2008.
- [13] Marc Vella, and Carl J. Debono, "The implementation of a high speed adaptive fir filter on a field programmable gate array," IEEE Mediterranean Electrotechnical Conference (MELECON), Benalmadena, Spain, pp. 113-116, May 2006.
- [14] Ahmed Elhossini, Shawki Areibi, and Robert Dony, "An fpga implementation of the LMS adaptive filter for audio processing," IEEE International Conference on Reconfigurable Computing and FPGA's, pp. 1-8, September 2006.
- [15] Joonwan Kim, and A. D. Poularikas, "Comparison of two proposed methods in adaptive noise canceling," Proceedings of the 35th Southeastern Symposium on System Theory (SSST), pp. 400-403, March 2003.
- [16] "Adaptive filter theory", Simon Haykin.
- [17] "Least Mean Square Adaptive filters", Simon Haykin, Bernard Widrow.
- [18] "Pipelining and parallel processing", Keshab K. Parhi, chap.3.
- [19] "A VHDL primer" by Bhaskar.
- [20] "VHDL programming" Douglas Perry.



10.22214/IJRASET



45.98



IMPACT FACTOR:  
7.129



IMPACT FACTOR:  
7.429



# INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089  (24\*7 Support on Whatsapp)