# Energy Efficient Carry Select Adder Using BDC Converter 

Damisetti Ramakrishna ${ }^{1}$, Battula Vijaykiran ${ }^{2}$<br>${ }^{1,2}$ VLSI Design, IIITM Gwalior, Signals and Systems, JNTU Vizianagaram


#### Abstract

Nowadays in many data-processing processors the Square Root Carry Select Adder (SQRT CSLA) is using for fastest calculations due to its speed of operations. The area and power consumption can be reduced in "SQRT CSLA", it can be observed from its architecture. In this paper proposed a new circuit "Binary to Decrement one Converter (BDC)" instead of "Binary to Excess one Converter (BEC)". The proposed circuit is used in SQRT CSLA and then compared with the SQRT CSLA with BEC. The proposed architecture requires less area and power and it reduced the delay when compared to the SQRT CSLA with BEC.


Keywords: CSLA, Binary to Excess one Converter, Ripple Carry Adder, Low power, BDC

## I. INTRODUCTION

In VLSI system design the most important areas are area and power efficient architectures with high speed of operation. The Digital adders are most important building blocks in Digital logic circuits. The speed of operation of these adders are depends on the carry generation and its propagation. In elementary adders generally the sum for each bit position is generated sequentially only after the privies bit position has been summed and a carry propagated into the next position.
In [1] the CSLA is used in many computational systems for evaluating the carry propagation delay problem. In this technique multiple carries are generated for generating sum. But this technique is using two pair of Ripple Carry Adders (RCAs) for generating the sum with "carry $=0$ " and the sum with "carry $=1$ ". After that choosing the sum and carry values from MUXs. Here the select line for this MUX is the carry bit, which is generated from the privies bits.
In [2] this technique proposed an architecture called "Binary to Excess one Converter" for replacing the "Ripple Carry Adder with carry $=1$ ". This technique reduced the area and power when compared with the conventional SQRT CSLA by replacing with BEC. The main idea of work is to use BDC instead of RCA with carry $=0$, in regular CSLA for reducing the area and power consumption. The main advantage of the BDC is it requires less area and power when compared to the BEC.
The details of SQRT CSLA with BEC are discussed in Section II. The proposed circuit BDC is discussed Section III. The comparison results are discussed in Section IV. Finally the paper is concluded in Section V.

## II. SQRT CSLA WITH BEC

The SQRT CLSA circuit with Binary to Excess one Converter (BEC) is shown in figure 1. In this adder the input two bits are adding by considering Carry $=0$ in privies stage. The Sum output is an input for BEC circuit. The BEC will increase that output by 1. This result is for the Sum of input two numbers with Carry $=1$. Now the Sum and Carry are generated for Carry $=0$ and Carry $=$ 1. The Carry bit which is generated from privies stage will be given as a selected line foe MUX. The MUX will propagate the appropriate Sum and Carry bits to the next stage. This technique reduced the area and power by replacing the second RCA with Carry $=1$ by BEC.


Figure 1. 16-b SQRT CSLA the parallel RCA with Carry $=1$ is replaced with BEC

## A. Binary to Excess one Converter (BEC)

It is a Digital circuit for converting the input binary number to excess one number. This figure is shown in figure 2. The 3-bit BEC requires " $\mathrm{N}-1$ " number of XOR gates, " $\mathrm{N}-2$ " number of AND gates and a single NOT gate. Here " N " represents the number of bits.


Figure 2. Binary to excess one converter

## III. PROPOSED TECHNIQUE "SQRT CSLA WITH BDC"

The SQRT CLSA circuit with Binary to Decrement one Converter (BDC) is shown in figure 3. In this adder initially the input two bits are adding by considering Carry $=1$ in privies stage. The output Sum is an input for BDC circuit. The BDC will decrease that output by 1 . This result is for the Sum of input two numbers with Carry $=0$. Now the Sum and Carry are generated for Carry $=0$ and Carry $=1$. The Carry bit which is generated from privies stage will be given as a selected line foe MUX. The MUX will propagate the appropriate Sum and Carry bits to the next stage. This technique reduced the area and power by replacing the second BEC by BDC.


Figure 3. 16-b SQRT CSLA the parallel RCA with Carry $=0$ is replaced with BDC

## A. Binary to Decrement one Converter (BDC)

It is a Digital circuit for decreasing the input binary number by one number. This figure is shown in figure 4. The 3-bit BDC requires " $\mathrm{N}-2$ " number of XOR and NOR gates, one XNOR and a single NOT gate. Here " N " represents the number of bits.


Figure 4. Binary to decrement one converter (BDC)
Table 1. NUMBER OF GATES REQUIRED FOR EACH DESIGN

| DESIGN NAME | XOR | XNOR | AND | NOR | NOT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BEC | $\mathrm{N}-1$ | 0 | $\mathrm{~N}-2$ | 0 | 1 |
| BDC | $\mathrm{N}-2$ | 1 | 0 | $\mathrm{~N}-2$ | 1 |

The BEC and BDC both techniques require same number of gates but the BEC circuit is using AND gates where as BDC circuit is using NOR gates. To implement the AND gate in CMOS, it requires 6 transistors but the NOR gate required only 4 transistors. Therefore the proposed BDC circuit reduces the area and power consumption by reducing the number of transistors in the design.

## III. IMPLEMENTATION AND RESULTS

The proposed SQRT CSLA with BDC and the SQRT CSLA with BEC both techniques are implemented in Xilinx ISE Design. The figure 5 and 6 shows the timing details of SQRT CSLA with BEC and SQRT CSLA with BDC respectively. The results proved the proposed technique requires low area and low power when compared to the SQRT CSLA with BEC.


Figure 5. Timing details of SQRT CSLA with BEC

| Timing Detail: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| All values displayed in nanoseconds (ns) |  |  |  |  |
| Timing constraint: Default path analysis <br> Total number of paths / destination ports: 429 / 17 |  |  |  |  |
| Delay: 10.276 ns (Levels of Logic $=10)$ <br> Source: b<1> (PAD) <br> Destination: cout (PAD) |  |  |  |  |
| Data Path: b<1> to cout |  |  |  |  |
| Cell:in->out | fanout | Gate <br> Delay | $\begin{array}{r} \text { Net } \\ \text { Delay } \end{array}$ | Logical Name (Net Name) |
| IBUF:I->0 | 2 | 0.818 | 0.978 | b_1_IBUF (b_1_IBUF) |
| LUT5:I0->0 | 3 | 0.094 | 0.587 | $\mathrm{g} 1 / \mathrm{g} 2 / \mathrm{ca1}$ (c1) |
| LUT5:I3->0 | 3 | 0.094 | 0.587 | g12/y1 (c4) |
| LUT3:I1->0 | 2 | 0.094 | 0.581 | g14/y11 (N8) |
| LUT5:I3->0 | 4 | 0.094 | 0.989 | g16/y1 (c7) |
| LUT5:I0->0 | 3 | 0.094 | 0.491 | g21/y11 (N13) |
| LUT4:I3->0 | 3 | 0.094 | 0.984 | g21/y2 (c10) |
| LUT5:10->0 | 3 | 0.094 | 0.721 | g26/y11 (N28) |
| LUT6:I3->0 | 1 | 0.094 | 0.336 | g27/y1 (cout_OBUF) |
| OBUF: I->0 |  | 2.452 |  | cout_OBUF (cout) |
| Total |  | $10.276 n$ | $\begin{aligned} & (4.022 n \\ & (39.1 \% \end{aligned}$ | ns logic, 6.254 ns route) logic, $60.9 \%$ route) |

Figure 6. Timing details of SQRT CSLA with BDC

## IV. CONCLUSION

In this paper a simple new approach is proposed for reducing the area and power in SQRT CSLA architecture. The proposed technique reduced the required number of transistors in the design of SQRT CSLA. Therefore the area and power consumption is reduced.

## REFERENCES

[1] O. J. Bedrij, "Carry-select adder,"'IRE Trans. Electron. Comput., pp.340-344, 1962.
[2] Ramkumar, B., Harish M. Kittur. "Low-power and area-efficient carry select adder." IEEE transactions on very large scale integration (VLSI) systems 20.2 (2012): 371-375.
[3] O. J. Bedrij, "Carry-select adder,"IRE Trans. Electron. Comput., pp.340-344, 1962.
[4] Y. Kim, L.-S. Kim, "64-bit carry-select adder with reduced area,",Electron. Lett., vol. 37, no. 10, pp. 614-615, May 2001.

do
cross ${ }^{\text {ref }}$
10.22214/IJRASET


IMPACT FACTOR: 7.129

TOGETHER WE REACH THE GOAL.

IMPACT FACTOR:
7.429

## INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE \& ENGINEERING TECHNOLOGY
Call : 08813907089 @ (24*7 Support on Whatsapp)

