



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 3 Issue: II Month of publication: February 2015 DOI:

www.ijraset.com

Call: 🛇 08813907089 🕴 E-mail ID: ijraset@gmail.com

# International Journal for Research in Applied Science & Engineering Technology (IJRASET) Efficient Fir Filter Implementation Based On Minimum Logic Depth Tree

S.Romy Cathlane<sup>1</sup>, Ms. A.S Narmadaa<sup>2</sup> <sup>1</sup>PG Scholar, (VLSI Design), <sup>2</sup>Assistant Professor/E.C.E Madha Engineering College, Kundrathur, Chennai – 600069

Abstract-Multiple constant multiplication (MCM) scheme is widely used for implementing direct-form FIR filters. While the research focus of MCM has been more effective on common sub expression elimination, the optimization of adder-trees, which sum up the computed sub-expressions for each coefficient, is largely omitted. This project provides a method to optimize the adder trees and thereby reducing the area. Canonical signed digit method is first used to optimize the adder tree. This method is compared with MIP optimization method. The problem is solved by assigning a binary tree for a single coefficient and then by assigning the coefficient value to the tree. Then overall minimization is carried out based on the Minimum Logic Depth Tree .This method is repeated for every iteration. The result shows 40% area reduction and 42% Dynamic Power Reduction. While the above methods reduce the area and power, speed is not taken care of. Hence the ripple carry adder used in the filter coefficient is replaced by parallel prefix adder to reduce power and enhance speed. The result shows that speed is increased by 22%.

Index Terms – Adder-tree optimization, finite impulse response filter, FIR, MCM, CSD, multiple constant multiplication.

# I. INTRODUCTION

FINITE IMPULSE RESPONSE (FIR) digital filters are widely used as a basic tool in many digital signal processing (DSP) and communication applications. The complexity of a FIR filter is largely dominated by the multiplication of input samples with filter coefficients. But fortunately, the filter coefficients are constants for a given filter, so that multiplications are implemented by a network of adders, subtractors, and hardwired shifts, where the number of adders and subtractors are minimized by a constant multiplication scheme. In case of a transposed direct-form FIR filter, the recent most input sample at any given clock period is multiplied with all the filter coefficients. A set of intermediate results are generated in this case, and shared across all the multiplications in order to minimize the total number of additions/subtractions using multiple constant multiplication (MCM) techniques. A great deal of research has been done to develop effective algorithms to identify the optimal set of non-redundant subex- pressions to achieve the minimum number of logic operators and the minimum logic depth of the MCM. Irrespective of differences in methodology and the level of optimality, in all these works, after the common subexpression terms are deter- mined and the ADD/SUB network of non-redundant subexpressions (or terms) is formed, the product value corresponding to each of the coefficients is computed by an adder-tree that sums up its relevant terms. Although many methods have been proved to reduce the number of additions and subtractions the adder tree is not optimized properly.So a new method is proposed in this paper optimize adder tree . Basically ripple carry adder is used in the adder tree structure. To enhance speed Parallel prefix adder is used.

# II. CANONICAL SIGNED DIGIT

This section describes about the canonical signed digit method for reducing the number of adders and shifters used in the coefficient to build up the adder tree. Canonical Signed Digit (CSD) representation of the filter coefficients can significantly reduce the complexity of the hardware implementation of digital FIR filters. It minimizes the area and power used. CSD has always been considered a fixed-point system, and available conversion algorithms operate on integers. Using methods applicable to many simple number systems, CSD for fractional numbers is rederived, deriving a simple floating-point recursion for converting fractions to CSD.

# A. CSD Representation

The canonical signed digit (CSD) representation is one of the existing signed digit (SD) representations with unique features which make it useful in certain DSP applications focusing on low- power, efficient-area and high-speed arithmetic. The CSD code is a ternary number system with the digit set  $\{1 0 1\}$ , where  $1^{-1}$  stands for 1. Given a constant, the corresponding CSD representation is unique and has two main properties that mainly form the basics for the construction of the operator of the adder

tree.

1) The number of non zero digits is minimal

2) No two consecutive digits are both non zero, that is, two non zero digits are not adjacent.

The first property implies a minimal Hamming weight, which leads to a reduction in the number of additions in arithmetic operations.

The second property provides its uniqueness characteristic.

However, if this property is relaxed, this representation is called the minimal signed digit(MSD) representation, which has as many non zeros as the CSD representation, but which provides multiple representations for a constant CSD representation has proven to be useful for the design and implementation of digital filters such as the area-efficient programmable.

B. Example

```
Binary ------ 11111111
2^1+2^2+2^3+2^4+2^5+2^6+2^7+2^8
<<1+<<2+<<+3<<4+<<5+<<6<<7+<<8
CSD------ (1)000000(-1)
2^0 - 2^ = <<8
```

#### III. MINIMIUM RESOURCE BASED ON MIP METHOD

In this section, we describe a mixed integer programming (MIP) based formulation to schedule the adder-tree of an individual coefficient to minimize the hardware resource. As linearity is required in MIP, various techniques to transform modelling friendly non-linear expressions into linear equations and inequalities are indispensable and discussed in detail. This MIP procedure is then used in the next section as the building block for resource minimization for the entire FIR filter.

Given a set of input terms  $T = \{T_{0,...,T_{N-1}}\}$  and their earliest arrival time or delay, we try to form an adder-tree of maximum depth to sum up the input terms and at the same time minimize the hardware resource used.

In order to model the above problem, we construct a complete binary tree G(V,E) of depth L. Each nodeV<sub>i</sub>  $\in$  V on the tree is a position to hold a binary operator (ADD/SUB), and  $|V|=2^{L}-1$ . Each edge  $E_i \in E$  is a potential operand position to accommodate an input term, and  $|E|=2^{L+1}-1$ .



Fig. 1. Binary adder-tree of depth L=3 used for MIP modelling

Fig.1 shows an example of the decision tree when L=3. An input term  $T_i$  of delay  $D_i$  is schedulable on all edge positions of layer  $D_i$  and downwards.

For each input term,  $T_i$  we create a set of binary variables  $TSet_i = \{t_{i,j}|E_j \text{ of depth equal or greater than } D_i\}$   $T_i$  is said to be scheduled on  $E_j$  if  $t_{i,j}$  is assigned 1. The adder-tree scheduling problem is equivalent to finding an assignment of input terms to the edge positions on the binary tree such that the resource of the adder-tree is minimized. Constraints are formulated to ensure that the adder-tree summing up these input terms is correctly formed.

#### A. Structural Constraints on Forming the Adder-Tree

Firstly, each input term should be scheduled exactly on edge position. For each input term , there is

# $\sum_{\forall ti,j \in TSeti} t_{i,j} = 1$

The next constraint ensures that no two input terms are assigned to dependent edge positions. On the binary tree  $E_{j2}$ , is dependent on  $E_{j1}$  if there exists a directed path from  $E_{j1}$  to  $E_{j2}$ . For example,  $E_{12}$  and  $E_8$  are both dependent on  $E_0$ , while  $E_{12}$  is dependent on  $E_8$  in Fig. 1. For each dependent pair of edge positions and on the binary tree,

# Sum ETSet<sub>i1+</sub> Sum ETSet<sub>i2</sub> $\leq 1$

Lastly, the number of ADD/SUB operators used for the summation of input terms totals to N-1. However, it is easier to compute the number of NULL operators on the binary tree. A NULL operator is an empty operator that is assigned neither an ADD nor a SUB in the end on the binary tree. It should be clear that if  $E_j$  is assigned any input term, all the operators which precede it on the binary tree should be NULLs.

#### B. Constraints for the Type of Operators

For a none NULL operator, its ADD/SUB type is determined by the simple rules. The number of operators on an adder-tree is determined by the number of input terms the coefficient uses from the term network On the binary decision tree, the types of each operator are determined by (1) the assignment of input terms which carry the original edge signs, and (2) the propagation of the signs throughout the network. There are two rules that are to be followed when assigning the operators. The following Fig 2 illustrates the relationship between the operator and the input



Fig 2 Relationship of Operator Type and The Output Sign With The Signs of Input Operands.

The two rules are as follows:

(1) If two input edges are of the same sign, an ADD will be used; otherwise, it will be a SUB.

(2) The sign of the output edge is always the same as that of the "left" input edge (i.e., the minuend edge in the subtraction .

Using these two rules, it is possible that the final term producing the summation result may carry a negative sign, such that a negation is needed after the adder-tree to correct the value .

# C Constraints For Operator Cost

#### Edge Shifts

The shifts on the edges with a two step process by modeling the absolute shifts first, followed by the actual shifts. The absolute shift of a term (edge) within a coefficient is the shift of the LSB of the term against the LSB of the coefficient. Fig 3 gives an example of the absolute shift of each edge of a specific adder-tree of the coefficient. The absolute shift for an output edge simply takes the minimum value of that of its two input edges. Given that absolute shifts of all input terms are known constants for a coefficient, absolute shifts of intermediate terms on its possible adder-trees can be obtained by a top-down propagation process. Absolute shifts are modeled in a similar way that signs are modeled.



On each edge Ej, first define an integer variable iashj for the initial absolute shift imposed by input terms. Let AbsSh(Ti) denote the constant of absolute shift value of input term. Then define an integer variable ashj on each edge Ej for the absolute shift value

Given the absolute shifts, the actual shifts are expressed in Fig 3(b)as follows. For a pair of input edges to the same operator,



their common absolute shifts are trimmed off and taken care of by the output edge of the operator.

# d. Cost of Structural Operators

For the sake of clarity, the structural operator(s) of the adder-tree are not modeled on the binary tree. In linear phase FIR filters, which are used in most cases, a coefficient is accumulated twice at symmetric tap positions, thus corresponding to two structural operators. In a general FIR filter, an adder-tree corresponds to one structural operator. For a structural operator, the adder-tree output edge always inputs to it as the right side operand, while the left input and output edges are on the accumulation line and their bit widths can be predetermined according to the upper/lower bound of accumulated values up to this coefficient tap. The left input edge is always "+" signed and carries 0 shift.

# IV. RESOURCE MINIMIZATION FOR THE ENTIRE FIR FILTER

A top level algorithm to optimize the resource consumption of the entire FIR filter, based on the minimum resource of each individual coefficient returned by solving the MIP formulations discussed previously. The top level algorithm is based on the observation that logic depth relaxation on the coefficient may result in adder-tree of less resource. Without affecting the filter performance, logic depth relaxation is applicable to all the coefficients whose logic depths are smaller than the logic depth of the filter. first compute the minimum logic depth required by a coefficient adder-tree, and then apply logic depth relaxation to improve the minimum resource when applicable

1 compute the logic depth of the filter  $L_{\text{filter}}$ 

2 for each non-zero coefficient  $C_i\, \mbox{do}$ 

- 3 Compute  $C_i$ 's minimum logic depth of the filter  $L_{Ci}$ ;
- 4 repeat
- 5 rsrc: MIPSched(C<sub>i</sub>, L<sub>Ci)</sub>;
- 6 **if** rsrc is not improved over the previous
  - iteration then
- 7 use the previous adder tree schedule and
  - break;  $L_{Ci} = L_{Ci} + 1;$
- 8 Until  $L_{Ci} > L_{filter:}$

The algorithm for resource minimization of the entire FIR filter is elaborated in Algorithm. For a particular coefficient, the MIP based resource minimization procedure is first applied to yield an adder-tree schedule at its minimum logic depth (line5). Further logic depth relaxation is attempted provided that the current depth does not exceed that of the filter's (line 8), and the current attempt did improve the minimum resource (line 6). At the end of the algorithm, each coefficient is resource minimized with its adder-tree schedule. The total resource of the entire filter is minimized, without increasing its overall logic depth.

The above methods implemented using Ripple carry adder in the co-efficient tree. This paper is further extended to improve the speed of the adder. Parallel Prefix Adder is used to enhance speed.

# V. KOGGE STONE ADDER

The Kogge Stone Adder (KSA) has regular layout which makes them favoured adder in the electronic technology. Another reason the KSA is the favoured adder is because of its minimum fan-out or minimum logic depth. As a result of that, the KSA becomes a fast adder but has a large area. The delay of KSA is equal to log2n which is the number of stages for the "o"

operator. The KSA has the area (number of "o"operators) of (n\*log2n)-n+1 where n is the number of input bit.



Fig 4 Parallel Prefix Adder

An example of a 4-bit Kogge–Stone adder is shown in Fig 4. Each vertical stage produces a "propagate" and a "generate" bit, as shown. The culminating generate bits (the carries) are produced in the last stage (vertically), and these bits are XOR'd with the initial propagate after the input (the square boxes) to produce the sum bits.

# VI. EXPERIMENTAL EVALUATIONS

The given co-efficients of an FIR filter computed by MCM computation are converted using CSD method. It is compared with MIP method for area and power. Speed is increased by using parallel prefix adder. The following table shows the area and power comparison of the two methods and speed comparison of ripple carry and parallel prefix adder.

er And Speed Of The Two Methods										
METHOD	AREA (No Of Logic Elements)	POWER mW	SPEED MHz							
CSD	602	12.23								
MIP (RCA)	429	8.66	150.29							
MIP (PPA)	407	5.61	183.82							

Table 1 : Comparison Of Area, Power And Speed Of The Two Methods

The following results shows the simulation waveform for all types of method simulated using Model Sim software.

/test_bench/dk	0		
/test_bench/rst	1		
	00001010	-0)0000101p	
	0000000010010111	(00000000000) (00000000100101110100	
🖪 - 🔶 /test_bench/i	10		
	0000101000001010	0000 10 10 0000 10 10 0000 10 10 0000 10 1	01010
/test_bench/fins/dk	St0	กกกกที่การที่สามารถที่การที่สามารถที่การที่สามารถที่สามารถที่สามารถที่สามารถที่สามารถที่สามารถที่	
/test_bench/fins/rst	St1		
/test_bench/fins/n	00001010	-0)00001010	
/test_bench/fins/out	00000000100101110	(0000000000,) (0000000000000000000000000000000000	
	00000000100101110	0000000000) )00000000100101110100	
	00000000100101110	(populacence) [ [populacence]1011110100	
	00001010	0)00001010	
	00001010	-00)00001010	
	00001010	- 0000)0000 10 10	
	00001010	- (00000 )(0000 10 10	
	00001010	00000000 (0000 10 10	
	00001010	00000000 10000 1010	
🖬 🎝 /test_bench/fins/SH	00001010	0000000 00001010	

Figure 5 Simulation waveform of CSD method

	/test_bench/rst	1														
0-1	/test_bench/in	00001010	0)0000101	0												
01	/test_bench/out	0000000010010111(	0000000000	)	000000	100101	10100									
0-1	/test_bench/i	10		000010												
0-1	/test_bench/FILTER	0000101000001010	000010100000	010 0000	11010 0		000010	10 0000	1010.000	010100	0001010	000010	10 0000	1010		
	/test_bench/fins/dk	St0	กกกกกกกก				nnn		mm	Innnr				Innnr	Innnr	nnnn
	/test_bench/fins/rst	St1														
0-1	/test_bench/fins/in	00001010	0)0000101	0												
0-1	/test_bench/fins/out	0000000010010111(	00000000000	))))))	000000	1001011	10100									
0 1	/test_bench/fins/out1	00000000100101110	0000000000.	.) )000	000001	010111	0100									
	/test_bench/fins/out2	0000000010010111	0000000000.		100000	001011	10100									
8-1	/test_bench/fins/SH	00001010	0)00000101	D												
0-1	/test_bench/fins/SH	00001010	00 (00001)	10												
	/test_bench/fins/SH	00001010	00000000	010												
	/test_bench/fins/SH	00001010	00000	01010												
0-1	/test_bench/fins/SH	00001010	00000000 00	001010												
0-1	/test_bench/fins/SH	00001010	00000000	00001010												
	/test_hench/fins/SH	00001010	00000000	0000101	10											

Figure 6 Simulation Waveform of MIP(RCA)



Figure 7 Simulation Waveform Of MIP (PPA)

The above simulation waveform shows the simulation output for all the methods simulated using Model SIM

#### VII. CONCLUSION

MCM based filters consisting of shifters and adders are reduced occupy a considerable amount of area. Hence reducing the adders and shifters used helps reducing the area. CSD method reduces the area when compared to MCM method that can be proved manually. CSD method is then compared with MIP method for better optimization. The output results show that MIP method reduces 40% area utilisation and 42% Dynamic power consumed when compared to CSD method. Moreover replacing the Ripple Carry adder by parallel prefix adder enhances speed. The output computed using quartus tool shows that the speed is increased to about 22% using Parallel Prefix Adders when compared to Ripple Carry Adder.

#### REFERENCES

- Aksoy. L, Lazzari, C, Costa. E, Flores. P, and Monteiro. J, "Design of digit-serial FIR filters: Algorithms, architectures, and a CAD tool," IEEE Trans. Very Large Scale Integration (VLSI) Syst., vol. 21, no. 3, pp. 498–511, Mar. 2013.
- [2] Anshika Rajolia, Maninder Kaur. S Finite Impulse Response (FIR) Filter Design using Canonical Signed Digits (CSD). International Journal of Science and Research (IJSR), India Online ISSN: 2319-7064.
- [3] Bull. D. R and Horrocks. D. H., "Primitive operator digital filter," IEEE Proceedings-G, vol. 138, no. 3, pp. 401-412, Jun. 1991.
- [4] Gustavo A.Ruiz n, MercedesGranda "Efficient canonic signed digit recoding" Departament of de Electro'nica and Computadores, Facultad de Ciencias, Avda.de Los Castross/ n, Universidad de Cantabria, 39005 Santander, Spain.
- [5] Hema Malini.A Srimathi.e "Low Complexity Digit Serial Fir Filter By Multiple Constant Multiplication Algorithms" IJRET: International Journal of Research in Engineering and Technology eISSN: 2319-1163 | pISSN: 2321-7308.
- [6] Harini Sharma.D, Addanki Purna Ramesh "Floating point multiplier using Canonical Signed Digit" International Journal of Advanced Research in Electronics and Communication Engineering (IJARECE) Volume 2, Issue 11, November 2013.
- [7] Mahesh. R and Vinod. A, "A new common subexpression elimination algorithm for realizing low-complexity higher order digital filters," IEEE Trans. Computer-Aided Design. Integr. Circuits Syst., vol. 27, no.2, pp. 217–229, 2008.
- [8] Mehendale. S. D. S. M and Venkatesh. G, "Synthesis of multiplier-less FIR filters with minimum number of additions," in Proc. IEEE ICCAD, 1995.
- [9] Park. I. C and Kang. H. J, "Digital filter synthesis based on minimal signed digit representation," in Proc. Design Autom. Conf. (DAC), 2001.
- [10] Sundar.S, Mohanraj. V, Shandeep. S. D, Subhasri. E, Deepika. P. "A new Common Subexpression Elimination Technique for reducing logic operators and logic depth in FIR filter design."
- [11] Vernalde, S. Pas'ko, R. Schaumont, P. Derudder, V. Member, IEEE, and D' urac'kov, D "A New Algorithm for Elimination of Common Subexpressions" ieee transactions on computer-aided design of integrated circuits and systems, vol. 18, no. 1, january 1999.
- [12] Voronenko. Y and Püschel. M, "Multiplierless multiple constant multiplication," ACM Trans. Algorithms, vol. 3, no. 2, 2007.
- [13] Vundavalli David H. K. Hoe, Chris Martinez and Sri Jyothsna "Design and Characterization of Parallel Prefix Adders using FPGAs"











45.98



IMPACT FACTOR: 7.129







INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24\*7 Support on Whatsapp)