



iJRASET

International Journal For Research in
Applied Science and Engineering Technology



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 6 Issue: VI Month of publication: June 2018

DOI: <http://doi.org/10.22214/ijraset.2018.6174>

www.ijraset.com

Call:  08813907089

E-mail ID: ijraset@gmail.com

Comparative Analysis and Design of Different Type of Low Power High Speed Dynamic Double Latch Comparator using H-Spice and CMOS Technology

Babita¹, Sunaina²

¹M.Tech Scholar, ECE Department, Indus Institute of Engg. And Technology-Jind, 126102, India

²Assistant professor, ECE Department, Indus Institute of Engg. And Technology-Jind, 126102, India

Abstract: *Now-a-days power generation is a big problem. To achieve the power consumption scaling is important in all circuits. Comparator is one of the components most importantly required in Analog to digital converter. In this research we present a comparative analysis of high speed dynamic comparator in a scaling ranges such as 180nm. A comparison can be performed among various circuit parameters. The main parameters considered in the performance analysis are delay and power consumption. H-Spice simulation software is used for design and analysis of the dynamic comparator circuits in the above specified scaling range. Finally functionality of the proposed comparator is checking via Quatrus Kit in Verilog coding. Double-tail comparator that is used to examine analog signal to give digital output is proposed. Proposed double tail comparator makes use of power gating technique for energy reduction and delay discount. New electricity gating double tail comparator gives 15% discount in power in addition to 71% discount in kickback noise the new design is simulated in TSMC180nm in Tanner tool which can be measured to determine electricity dissipation, pace and kickback noise. these are compared with preceding designs. This paper provides an excessive overall performance, low strength dynamic latch comparator utilizing strength gating method for the cause of reduced electricity. The comparator has usually been a coronary heart of analog to virtual converters in VLSI circuits. The reduction in energy intake of comparator ultimately reduces the power consumption in ADC blocks. The proposed design has been simulated on Tanner EDA at 180nm TSMC and executed up to 15% discount in strength and discount on kickback noise from the traditional designs and based on the present effects and evaluation. a new low power, high performance comparator is proposed, in which the circuit of a dynamic double-tail comparator.*

Keywords: VLSI circuits, ADC blocks, double-tail comparator, H-Spice simulation software.

I. INTRODUCTION

Evaluation is an often-used operation in special good judgment and arithmetic programs. it is also required in threshold features and cells like feel amplifiers. The primary feature of a comparator is to compare an analog signal with every other analog signal or reference and output a binary sign primarily based on contrast. considering that it's miles less difficult to distribute voltages to a large quantity of comparators than to distribute currents, maximum converters appoint voltage evaluation. A voltage comparator can be virtually seemed as a 1-bit ADC. On this painting, we will be accomplishing an examine of various comparator topologies with them deserves/demerits and packages. The simulation of a comparator may also be accomplished with the assist of SPICE to investigate the circuits and calculate the performance parameters like postpone, enter variety, strength consumption and so on. A comparator is a tool that compares two voltages or currents and outputs a virtual signal indicating which is larger. Comparator is a circuit that compares one analog signal with every other analog signal or a reference voltage and outputs a binary signal based totally on the comparison and works on phases: reset and regeneration phase. It is a completely crucial element of an analog to virtual converter (ADC). Analog to digital converter is a tool that converts a continuous bodily quantity (normally voltage) to a virtual range. The conversion involves quantization of input, so it necessarily introduces a small amount of errors. it is an iterative method. The inverse operation is carried out through a virtual to analog converter (DAC).

A. Differential Voltage

The differential voltages should live in the limits certain by the manufacturer. Early incorporated comparators, just like the LM111 own family, and sure excessive-pace comparators like the LM119 family, require differential voltage tiers significantly decrease than the power supply voltages (± 15 V vs. 36 V).[1] Rail-to-rail comparators permit any differential voltages within the power deliver range. Specific rail-to-rail comparators with p-n-p enter transistors, just like the LM139 family, allow input potential to drop zero.

B. Static Characteristics

A comparator became described above as a circuit that has a binary output whose value is based totally on an evaluation of two analog inputs. that is illustrated in Fig.1.1 As proven on this figure. The output of the comparator is excessive (V_{OH}) whilst the difference between the no inverting and inverting inputs is superb, and coffee (V_{OL}) when this difference is bad. despite the fact that this type of behavior is not possible in a real-world state of affairs, it can be modeled with perfect circuit factors with mathematical descriptions. One such circuit version is proven in Fig.2.2 contains a voltage-managed voltage source (V CVS) whose characteristics are defined the mathematical system given at the figure.

$$V_o = V_{OH}, \text{ For } (V_p - V_n > 0)$$

$$V_o = V_{OL}, \text{ For } (V_p - V_n < 0)$$

$$V_o = V_{OH} = V_{OL} \text{ For } (V_p - V_n = 0)$$




Figure 1.1 Ideal transfer curve

C. Single tail comparator

The Circuit diagram of the Single tail comparator is shown in Fig.1.2 It is mostly used in A/D converters, with high input impedance, no static power dissipation and rail-to-rail output swing.




Fig 1.2 Single tail comparator

The operation of the comparator can be explained by using two Phases. When $Clk=0$, this circuit operates in reset phase. In this phase, M_{tail} transistor get off and reset transistors ($M7$ and $M8$) pull both output nodes $Outn$ and $Outp$ to V_{DD} to indicate a start condition and to have a valid logical level during this phase. when $CLK = V_{DD}$, this circuit operates in comparison phase, transistors $M7$ and $M8$ are off, and M_{tail} is on. $Outp$, $Outn$ which had been pre-charged to V_{DD} and start to discharge with different discharging rates depending on the corresponding input voltage (INN/INP). Let us consider the case where $V_{INP} > V_{INN}$, $Outp$ discharges faster than $Outn$, when $Outp$ falls down to $V_{DD} - |\text{threshold voltage pmos}|$ well before $Outn$, the corresponding pMOS transistor ($M5$) will turn on initiating the latch regeneration caused by inverters in back-to-back connections ($M3$, $M5$ and $M4$, $M6$). Thus, $Outn$ pulls to V_{DD} and $Outp$ discharges to ground. If $V_{INP} < V_{INN}$, the circuits works vice versa.

D. Differential Pair Comparator




Figure 1.3 Differential Pair Comparator-Latch Type

The operation of the comparator can be honestly described as follows. During reset phase (Clock=0V), Out nodes of the pass-coupled inverters (M6-M9) are reset to VDD through the reset transistors M4 and M5. at some stage in assessment phase (Clk=VDD), the tail transistor M1 is turned on at the rising Clk edge. The input transistor pair (M2 and M3) starts off evolved to discharge each Di node voltage with a special time fee proportional to the every carried-out input voltage from VDD to 0V. as soon as both of Di node voltages drops round $VDD - V_{tn}$, then the NMO Stransistors of the move-coupled inverters M6 and M7 turn on and these initiates the positive feedback. as soon as either of Out node voltage reaches around, the PMOS transistors of the inverters M2 and M4 also switch on; further improving the nice comments and enabling the regeneration of a small differential voltage ΔV_{in} into a complete swing differential output. comparing with Lewis-grey comparator, this comparator suggests faster operation and less average offset voltage. but, nonetheless its structure which consists of a stack of 4transistors calls for massive voltage headroom; it's miles intricate in low-voltage deep-submicron CMOS technologies. moreover, that allows you to boom the force currents of the latch, it is inevitable to length up the transistor M1 given that this comparator has simplest one tail transistor M1.

II. LITERATURE REVIEW

Chandra hash Patel et.al, June 2014 [1] described that a comparator is a device that compares voltages or currents and outputs a virtual sign indicating which is bigger. Comparator is a circuit that compares one analog signal with another analog sign or a reference voltage and outputs a binary signal based at the assessment and works on two stages: reset and regeneration phase.

B. Wichtet.al ,2014 [9] analyzed impact of supply voltage, input dc degree, transistor sizing, and temperature at the enter offset. The sense amplifier is rapid in decision making due to sturdy tremendous remarks. There ought to not be static power dissipation when circuit is idle however that is tough to implement. to triumph over this hassle a decoupling resistor is used. the usage of this technique results in lower pace.

V.Kowsalya, 2014 [24] defined that clock gating is a today's approach used in many synchronous circuits for lowering dynamic electricity dissipation. Clock gating saves power with the aid of including more common sense to a circuit to reduce the clock tree. Pruning the clock disables portions of the circuitry in order that the turn-flops in them do now not have to switch states. Switching states consumes strength. whilst no longer being switched, the switching electricity consumption is going to 0, and best leakage currents are incurred. The Comparators are utilized in analog-to-digital converters (ADCs), statistics transmission programs, switching power regulators and plenty of different programs.

Vandana Choudhary et.al, 2013 [21] proposed several approaches to designing CMOS comparators, every with exclusive operating velocity, power intake, and circuit complexity. you could put in force the comparator by pulling down the common sense feature at once. complete adder is one of the basic constructing blocks of the various virtual VLSI circuits. several refinements have been made regarding its shape seeing that its invention. the principle aim of these modifications is to reduce the range of transistors to be used to carry out the required logic, reduce the power intake and increase the speed of operation. one of the fundamental blessings in decreasing the wide variety of transistors is to position greater devices on a single silicon chip there by means of lowering the total region. one of the ways to reduce power is to discover new types of circuits with a purpose to discover better circuit techniques for strength savings.

R. Lotfi et.al .2013 [8] proposed a new comparator to conquer the downside of huge strength consumption. In a completely-differential pipelined analog-to-digital converter, the comparators ought to be able to compare a fully-differential sign with a rail-to-rail swing with a completely-differential reference voltage any other advantage of the proposed architecture is that it is able to be implemented in a pure virtual process as it employs most effective MOS transistors.

III. CONVENTIONAL COMPARATORS

A. Characterisation Of Comparator

A tremendous voltage applied on the V_p enter will reason the comparator output to move nice, while a wonderful voltage applied on the V_n input will reason the comparator output to go terrible. The higher and lower voltage limits of the comparator Output are defined as V_{OH} and V_{OL} respectively.

- 1) *Static Characteristics*: A comparator became defined above as a circuit that has a binary output whose value is based on a comparison of two analog inputs. this is illustrated in Fig.3. 1. The output of the comparator is high when the distinction between the non-inverting and inverting inputs is superb, and low while this difference is negative. despite the fact that this type of behavior is not possible in a actual-global scenario, it may be modeled with best circuit elements with mathematical descriptions. One such circuit model is proven in Fig.3.1 accommodates a voltage-managed voltage source whose characteristics are defined the mathematical formula given at the discern. As CMOS generation scaling down, low-strength design becomes a important priority for gadgets. on the other hand, the deliver voltage is dramatically decreased. virtual incorporated circuits designs can fully enjoy the continuing down-scaling of CMOS processes as well as from the ongoing reduction of deliver voltage. In assessment to digital incorporated circuits designs, analog included circuits frequently can not be designed with minimal duration components for motives of advantage, offset, and many others. both analog and virtual circuit designers face unique demanding situations to design high performance circuitry with low electricity concerns. digital designers have to compete with such troubles as good judgment strategies (dynamic versus static as opposed to bypass-gate, etc.), threshold voltage scaling, strength-down techniques and most significantly, electricity deliver scaling.




Fig.3.1 Ideal transfer curve of a comparator

- 2) *Dynamic Characteristics* : The dynamic characteristics of the comparator include both small-sign and large-signal conduct. We do now not recognize, at this factor, how long it takes for the comparator to respond to the given differential enter. The function delay between input excitation and output transition is the time response of the comparator. there's a postpone between the input excitation and the output response. This• time distinction is known as the propagation put off time of the comparator. it's miles a totally important parameter considering it's far often the rate dilemma inside the conversion charge. The propagation put off time in comparators commonly varies as a function of the amplitude of the input. a larger input will result in a smaller postpone time. there is an upper restrict at which a further increase in the input voltage, will not affect the postpone. This mode of operation is referred to as slewing or slew price.

B. Traditional Comparator

The schematic diagram of the conventional dynamic comparator widely utilized in A/D converters, with excessive enter impedance, rail-to-rail output swing, and no static electricity intake is proven in Fig.3.2. The operation of the comparator is as follows. during the reset section when $clk = \text{zero}$ and M-tail is off, reset transistors (M7–M8) pull each output nodes Outn and Outp to VDD to define a start condition and to have a legitimate logicallevel throughout reset. inside the comparison segment, while $CIK = VDD$, transistors M7 and M8 are off, and M-tail is on. Output voltages (Outp, Outn), which have been pre-charged to VDD, start to

discharge with different discharging charges depending at the corresponding input voltage (motel/INP). Assuming the case in which $V_{INP} > V_{INN}$, Outp discharges faster than Outn, therefore while Outp (discharged through transistor M2 drain current), falls all the way down to V_{th} earlier than Outn (discharged by transistor M1 drain modern-day), the corresponding P-MOS transistor (M5) will turn on beginning the latch regeneration resulting from returned-to-lower back inverters (M3, M5 and M4, M6). accordingly, Outn pulls to VDD and Outp discharges to ground. If $V_{INP} < V_{INN}$, the circuits paintings vice versa.

C. Double Tail Comparator

The operation of this comparator is as follows (Fig3.5). at some point of reset segment ($CLK = 0$, M-tail1, and Mtail2 are off), transistors M3-M4 pre-rate fn and fp nodes to VDD, which in turn causes transistors MR1 and MR2 to discharge the output nodes to floor. at some point of selection-making segment ($CLK = V_{DD}$, M-tail1 and M-tail2 switch on), M3-M4 flip off and voltages at nodes fn and fp start to drop with the fee defined by using IM-tail1/C fn(p) and on top of this, an enter-dependent differential voltage Vfn(p) will increase. The intermediate level fashioned with the aid of MR1 and MR2 passes Vfn(p) to the move coupled inverters and also offers an excellent protective among enter and output, ensuing in reduced fee of kickback noise. After the firstn-channel transistor of the latch activates (as an instance, M9), the corresponding output (e.g., Outn) will be discharged to the ground, leading the front p-channel transistor (e.g., M8) to turn on, charging some other output (Outp) to the deliver voltage (VDD). on this comparator, both intermediate degree transistors might be sooner or later cut-off, (due to the fact fn and fp nodes both discharge to the ground), subsequently they do now not play any function in improving the powerful trans conductance of the latch. besides, for the duration of reset section, these nodes have to be charged from ground to VDD, which means energy consumption.

IV. PROPOSED LATCHDYNAMIC COMPARATOR

A. Operation Principles of Proposed Comparator

This Fig.4.1 shows the schematic layout of proposed comparator it's miles designed by means of the usage of TANNER EDA tool. The schematic and simulated waveforms of the proposed comparator are proven in Fig 4.1 and 4.2. The circuit is designed and simulated with TANNER EDA using l80nm generation document and the layout and simulation conditions are $V_{DD}=1.8V$ Therefore, the proposed comparator offers higher input offset characteristic and faster operation similarly to the benefits of these comparators which include much less kickback noise, reduced clock load and removal of the timing requirement between Clk and Clk' over a wide commonplace-mode and supply voltage range. For its operation, at some point of the reset segment, whilst $Clk=zero$, M-tail1&M-tail2 are off,M3 & M4 transistors gets on and charge the fp and fn nodes to Vdd,through out this time Mcl&Mc2 transistors are cut off. Then Mrl& Mr2 intermediate transistors reset latch output to ground. In the course of the choice-making phase, while $Clk=V_{dd}$, M-tail1& M-tail2 Transistors are on and M3&M4 transistors are off.At the start of phase, the Mcl&Mc2 transistors are nonetheless off. in line with input voltge the fp&fn nodes begin discharging with unique prices. If $V_{inp}>V_{inn}$,then fp node discharge faster than fn node, which causes the Mc2 transistor switch on, recharge fp node to vdd and Mc2 transistor will remain in off role and vice versa. within the proposedidea, one of the manipulate transistorsMcl activates,a modern-day from vdd is drawn to groundMcl,Ml,Mswl,Mtail1 which ends in static strength intake. Even the switching transistor Mswlcannot completely lessen the trouble of static electricity




Figure 4.1 Schematic of Proposed Comparator

In proposed double-tail comparator we kept all transistor sizing same. while for modification purpose and to reduce, parameters where we remove cross coupled transistor near clock. as they are used for only speedup the latch operation but presence of which increases power in our circuit. for power and delay reduction here we use power gating technique where we add one pomes in parallel with upper tail with small duration of clock and one extra nose transistor in bottom tail. for further reduction in kickback noise we add one capacitor at each input side of very small value which is charge on very small value of voltage and pass maximum voltage to circuit for its operation. By adding the comparator well-positioned capacitors of proper value at input side NMOS, the analysis guides the design of a robust synchronized kickback noise cancellation technique, eliminating those unwanted charges at the gate of the input MOS pair at different time intervals., restraining the voltage variation at the inputs due to different operation regions of the MOS devices. Which intern drastically reduce our kickback noise in circuit.




Fig.4.2 Transient response of proposed comparator

Hysteresis is the quality of the comparator in which the input threshold changes as a function of the input (or output) level. In particular, when the input passes the threshold, the output changes and the input threshold is subsequently reduced so that the input must return beyond the previous threshold before the comparator's output changes state again.

V. COMPARATOR ANALYSIS

Tanner software program is used for simulation. if you want to evaluate the proposed comparator with unmarried tail comparator and double tail traditional comparator. All comparator has been simulated in 0.18um CMOS era with Vdd=0.8v. The put off &electricity consumption of proposed comparator is appreciably reduced.

in this bankruptcy, we have provided the simulation and evaluation results of all comparator as provided in previous chapter. The double tail comparator has a proposed structure which reduces put off by means of growing latch regeneration velocity. The simulated comparator consists of additional move coupled transistors at enter, which isn't like conventional double tail comparator and will increase speed. The schematic of the simulated comparator is shown beneath. The layout has been applied and analyzed in Tanner suit. The schematic of the circuit drawn in S-Edit is proven below.

A. Kickback Noise:

Generally, in latched comparators, the big voltage versions at the regeneration nodes are coupled, thru the parasitic capacitances of the transistors, to the input of the comparator. since the circuit previous it does now not have zero output impedance, the enter voltage is disturbed, which may additionally degrade the accuracy of the converter. This disturbance is normally called "kickback noise." it has been shown that the fastest and maximum strength green comparators generate more kickback noise. that is true approximately our proposed dynamic comparator. although it improves the double-tail topology in terms of operation velocity and thus electricity consistent with evaluation, the kickback noise is expanded in evaluation to standard double-tail shape (Fig. 3). Fig. 7 presents the height disturbance as a characteristic of differential enter voltage of the comparator in three studied architectures. even as double tail shape takes advantage of enter-output isolation and consequently the minimal kickback noise, the conventional dynamic comparator and our proposed structure has almost similar kickback noise. but, in our proposed comparator due to the fact that manipulate transistors aren't speculated to be as robust as the latch transistors in conventional dynamic comparator.

It's miles feasible to decide the dimensions of those transistors in a way that maintains the advantages of the speed enhancement and energy discount, at the same time as reducing kickback noise. except, for some packages wherein kickback turns into crucial, it is feasible to use easy kickback discount strategies, which include neutralization to remarkably lessen the kickback noise.

B. Put off Analysis

It allows you to theoretically reveal how the postpone is decreased, delay equations are derived for this structure aspreviously done for the traditional dynamic comparator and the traditional double-tail dynamic comparator. The evaluation is similar to the conventional double-tail dynamic comparator, but; the proposed dynamic comparator complements the speed of the double-tail comparator by affecting vital elements: first, it increases the initial output voltage difference (V_0) at the beginning of the regeneration ($t = t_0$); and 2d, it enhances the effective transconductance (g_{meff}) of the latch. each of these elements might be discussed in detail.

- 1) Effect of Enhancing V_0 : As mentioned earlier than, we outline t_0 , as a time after which latch regeneration starts offevolved. In different phrases, t_0 is considered to be the time it takes (whilst each latch outputs are rising with specific costs) till the primary NMOS transistor of the back-to-again inverters activates, with the intention to pull down one of the outputs and regeneration will begin. Thelatch output voltage distinction at time t_0 , (V_0) has a significant impact at the latch regeneration time, such that bigger V_0 outcomes in much less regeneration time
- 2) Impact of enhancing latch powerful Tran conductance: As stated before, in conventional double-tail comparator, both fn and fp nodes will be subsequently discharged completely. In our proposed comparator, however, the fact that one of the first stage output nodes (fn/fp) will feed up lower back to the VDD at the beginning of the decision-making section, will switch on one of the intermediate degree transistors, accordingly the effective.

C. Dynamic Comparator




Figure 5.1: Schematic Diagram Dynamic Comparator




Figure 5.2 Wave form of Transient response of Dynamic comparator




Figure 5.3: Analysis and Result of Dynamic Comparator

D. Base Double-Tail Comparator




Figure 5.4: Schematic Diagram of Double Tail Comparator

VI. CONCLUSION AND FUTURE WORK

A. Conclusion

The High speed comparator in 180nm has been designed using H- spice software. High speed can achieve here by the way of minimizing the delay. This work presents the delay analysis for clocked dynamic comparators. Two structures of Single tail comparator and conventional double- tail dynamic comparators have been analyzed. A new high speed comparator with low-power capability has been achieved in order to improve the performance of the comparator and also reduces the delay. Finally the functionality of the high speed comparator can checked through the quatrux kit by blinking LEDS. It has designed a new dynamically immersed comparator indicates a decrease in upstream electricity and excessive speed compared to traditional dynamic locked comparators. Two additional inverters inserted between the traditional deque dynamic comparator input and output stages, the advantage that precedes the degree of regenerative regeneration and the release version of the coupling stage with higher power functionality in the same zone are applied. Because comparators have been simple output, their outputs are close to zero or close to the power supply voltage. Here, the clock approach has been used to change faster to intermediate nodes and reduce power dissipation. Therefore, a PMOS used between the nodes. When the clock is 0, then each node must be at the same potential (through short circuit nodes using PMOS on the clock = 0). Here, the W / l ratio of each transistor is also predisposed to reduce the energy consumption within the comparator. This procedure was completed at 5GHz clock frequency and was 180nm. It recognizes that comparison miles are particularly used in ADCs and relaxation oscillators.

B. Future Work

The same structures can be implemented by using FINFET to further improve the functionality of the circuit. As noted earlier, since the proposed fully dynamic latched comparator can be optimized for either the minimal kickback noise voltage or the maximum load drivability at a restricted area in line with the layout specification, trying to find the most suitable utility may be one subject matter for the future works. Similarly, kickback noise cancellation techniques can be taken into consideration for in addition discount of the kickback noise voltage.

REFERENCE

- [1] Y. Okaniwa, H. Tamura, M. Kibune, D. Yamazaki, T.-S. Cheung, J. Ogawa, N. Tzartzanis, WW Walker and T. Kuroda, August 2015. A 40 Gb / s CMOS synchronous comparison with the bandwidth modulation technique, IEEE J. Solid state circuits, vol. 140, no. 8, págs. 1680-1687
- [2] Chandrash Patel, Dr. Veena C.S., June 2014, Estudio of Comparator and Congress Arquitecturas, International Review of the Multidisciplinary Consortium, vol. 1, pp. 1-12.
- [3] B Prasanthil, P.Pushpalatha, August-september, 2014, Diseño de bajo voltaje y inversor de baja potencia comparador de bula cola, International Journal of Engineering Research y General Science, vol. 2, páginas 307-314.
- [4] Abhishek Rai, B Ananda Venkatesan, 2014, Analysis and Diseño of High Velocidad Comparador of Baja Potencia in ADC, International Journal of Deserrollo and Investigación de Ingeniería, Vol.2, pp.1015-1020
- [5] Umamaheswari.V.S., Rajaramya.V.G, May 2014, High Performance High Performance Doubletail Comparador, International Journal of Technology Engineering, Vol. 3, págs. 647-650
- [6] V. Kowsalya, febrero de 2014, Dictionary of a comparison of the power struggle bulletin using the related report and articles on energy revision, International Review of Journalism and the Engineering of Econoordination and Communication (IJRECE), Vol.2, pp
- [7] Vandana Choudhary, Rajesh Mehra, May 2013, 2-bit comparator using different estrogens of Full Adder, Revista Internacional de Computación and Ingeniería Soft, Volumen-3, pp. 277-279.
- [8] S. Babayan-Mashhadi and R. lotfi, Dec. 2012, A Compensation Cancellation Tool for Comparators Using Recor de la Tensión Corporal, Int. J. Analog Integr. Signal Process Circuits, vol. 73, n. 3, páginas 673-682
- [9] N. Nagasudha, V. Narasimha Nayak, Dr. Fazal Noor Basha, S. Rahil Hussain, Mayo-Junio of 2012, Comparador de latón Dynamics of High Velocidad y Baja Potencia for the Application of Aeronave Aérea, International Journal of Research and Engineering Applications, Vol. 2, pp. 1301-1312.
- [10] Sunil N. limbachiya, Priyesh.Gandhi, 2012, High Performance CMOS Power Correspondent Comparator in 0.18 μ m y 0.13 μ m Technology, International Journal of Avances en Ingeniería Eléctrica y Electrónica, Vol. 3, págs. 87-90
- [11] Swetasahu, Ajay vishwakarma, December 2012 Creating a low-noise, high-speed, high speed collision comparator designs digital analog to 0.18 μ m, the International Journal of Electronic Communication and Research and Development Engineering Equipment. Vol. 2, pp. 43-5
- [12] Raja Mohd. Noor Hafizi Raja Daud bin IbneReaz Mamun and labonnah Farzana Rahman November dynamic dynamic CMOS 2012 process low power design and analysis and high-speed comparison 00:18 Uhm, International Journal of Information and Electronic Engineering, Vol. 2, pp. 944-947
- [13] S. U. Ay, February 2011, A sub-1 voltios summit of 10 bits of SAR design of ADC en CMOS estándar, Int. J. Analog Integr. Signal Process Circuits, vol. 66, n.2, pp. 213-221.



10.22214/IJRASET



45.98



IMPACT FACTOR:
7.129



IMPACT FACTOR:
7.429



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089  (24*7 Support on Whatsapp)