



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 7 Issue: IV Month of publication: April 2019 DOI: https://doi.org/10.22214/ijraset.2019.4616

www.ijraset.com

Call: 🕥 08813907089 🔰 E-mail ID: ijraset@gmail.com



Design and Simulation of Novel TG8T SRAM

Ms. S Jyothirmayee¹, K. Divya Bhanu², P. Ludhiya³, G. Harish⁴

¹Associate Professor, Department of ECE Geethanjali College of Engineering and Technology ^{2, 3, 4}Bachelor of Technology, Department of ECE Geethanjali college of Engineering and Technology

Abstract: Static Random-Access Memory (SRAM) has become a major component in many VLSI Chips due to their large storage density and small access time. SRAM plays a major role in the microprocessor world, but as the technology is developing day by day, leakage parameters and delay are the most common problems for SRAM cell which is in general designed for very low power application. Transmission gate is used to further reduce leakage current penetrating in the 8T SRAM cell. Comparative analysis is performed by using transmission gate. This project represents a method to design a variability aware SRAM cell. The proposed TG8T SRAM cell architecture is similar to standard 6T SRAM cell and the only exception is that they possess full transmission gates which replace an access pass transistor. Here an 8T SRAM is designed using transmission gate and its parameters (i.e. delay and power) are compared with the existing SRAM designs. This is performed using cadence virtuoso tool at 180nm technology.

Keywords: SRAM, Transmission Gate, delay

INTRODUCTION

The handy devices such as hand held mobile devices and special digital assistants are gaining more attractiveness as well as making changes in every phase of our daily lives. On chip cache represent a major portion of the chip and is expected to increase further in both moveable devices and high-performance processors. The proposed TG8T SRAM cell architecture is corresponded to the standard 6T SRAM cell; the only exception is that they possess full transmission gates which replace an access pass transistor. Here an 8T SRAM is designed using transmission gate and its parameters (i.e. delay and power) are compared with the existing SRAM designs. This is performed using cadence virtuoso tool at 180nm technology.

I.

II. PROPOSED DESIGN

TG8T SRAM uses differential operation and does not possess as much architectural changes except adding a PMOS in parallel with each access NMOS in conventional 6T SRAM cell shown by N3 and N4, by this we make it TG8T SRAM cell and such combination of both NMOS and PMOS is known as Transmission Gate. The transmission gates are used because when input signal is applied to transmission gate, it passes either Strong 0 or Strong 1 unlike imperfect switches (NMOS and PMOS) because NMOS passes either Strong 0 or weak 1 and PMOS passes either Strong 1 or weak 0. Since NMOS transistors pass only 0's and PMOS transistors pass only 1's, the output is always strongly driven and the levels are never degraded. This is called fully restored logic gate and simplifies circuit design consistently and reduces leakage power and increases speed. An additional control WLB is required for switching the access PMOS. The WLB and WL (word line) are non-overlapping opposite signals. Hence, during read and write operation, to retrieve the data from cell all access Field Effect Transistors can be swapped simultaneously. But, during hold mode all access FETs remain shot off.

A. Design of TG8T Sram

TG8T SRAM consists of 8 MOSFET transistors in which four transistors are used as two inverter circuits and remaining four are used as two transmission gates as shown in fig 1.



Fig 1: Circuit diagram of TG8T SRAM.



It also consists of two word lines namely word line (WL)and word line bar (WLB). It has bit lines namely bit line (B) and bit bar line (BB). B, BB, WL, WLB lines acts as input to the circuit. The output is observed at Q and QB. The design specifications are shown in table 1.

Parameter	WL	WLB	в	BB
voltage 1 (volts)	0	1.8	0	1.8
voltage 2 (volts)	1.8	0	1.8	0
Period	90ns	90ns	100ns	100ns
Pulse Width	30ns	30ns	50ns	50ns

Table 1: Design Specifications of TG8T SRAM.

The schematic view of TG8T SRAM with above specifications is designed as shown in fig 2 in virtuoso.



Fig 2: Schematic view of TG8T SRAM using virtuoso.

B. Working of tg8t sram cell

The working of TG8T SRAM cell consist of two operation i.e. write and read operation. When we performing a write operation , both the bit lines are at opposite voltages which represent if bit line BL is at high then BLB is at low and vice versa (BL=1 and BLB =0 or BL =0 and BLB =1). When WL becomes high and also WLB =0 which enables NMOS and PMOS transistors M5 and M6 then data writes on the output nodes Q and QB of back to back connected inverter.

When the read operation is performed which is just opposite to the write operation, both the bit lines are at high voltages also behave as an output and WL is raised to high and WLB at 0. Since one of the output nodes (Q and QB) is at low then one of precharged bit lines start discharging and at that instant data is going to be read.

III. SIMULATION RESULTS

A. Output Graphs

The figure 3,4 and 5 shows the simulation graph of TG8T SRAM, dealy and power. WL, WLB, B and BB are the input lines which mean word line, word line bar, bit line and bit line bar respectively. Q and QB are the output lines.



Fig 3: Simulation Result of TG8T SRAM.

International Journal for Research in Applied Science & Engineering Technology (IJRASET)



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 7 Issue IV, Apr 2019- Available at www.ijraset.com

		VI	rtuos	o (R) Visualization & Analysis XL calculator		
Eile	Do I o	ols	<u>V</u> iew	Options Constants Help caden	ice 🎴	×
	In (Conte	erplot	ults DB: /root/simulation/tgsram_test/spectre/schematic/psf		
	vt it	0 v 0 ii	r C	vdc vs op var vn sp vswr hp idc is opt mp vn2 zp yp gd	**	
	or	Fa	mily 🥑	Wave 🗹 Clip 🏹 🖏 Append 🔽 Rectangular 🔽	>>	
Ke	у	_	8 ×	delay/?wf1 v("/Q" ?result "tran"), ?value1 0.9, ?edge1 "rising", ?nth1 1,		
7	8	9	1	?td1 0.0, ?wf2 v("/GB" ?result "tran"), ?value2 0.9, ?edge2 "falling", ?nt 1, ?td2 nil , ?stop nil, ?multiple nil	th2	
4	5	6				
1	2	3	-			
M				Virtuoso (R) Visualization & Analysis XL Table		
Eile	Edit	⊻i	ew Io	ools Help	cād	lence
Image: Second						
1 de	alay(?	WT1 V		Fig 4: Delay of TG8T SRAM Cell		
				Tig +. Demy of 1001 Skrivi Cell.		

Virtuoso (R) Visualization & Analysis XL calculator		000 1-
<u>F</u> ile <u>T</u> ools <u>V</u> iew <u>Options</u> <u>C</u> onstants <u>H</u> elp	cādence	e . The second
In Context Results DB: /root/simulation/tgsram_test/spectre/schematic/psf		
app plot erplot		
○vt ○vf ○vdc ○vs ○op ○var ○vn ○sp ○vswi	n 🔾 hp	
it if idc is opt mp vn2 zp yp	⊖ gd	
🕒 Off 🔾 Family 💿 Wave 🖌 Clip 🛛 🦏 🐗 Append 🔽 Rectangula	ar 🔽 🛛 »	
Key B × average getData("I0:pwr" ?result "tran")		
Virtuoso (R) Visualization & Analysis XL Table		
<u>File Edit View Tools H</u> elp		cādence
Average(getData("I0:pwr" ?re		
Expression Value		
1 average(getDa 3.474E-6		



B. Comparative Analysis

Here the delay and power outputs of 6T SRAM, 8T SRAM and TG8T SRAM are compared and tabulated as shown in table 2.

SRAM	DELAY(sec)	POWER (W)	
6T SRAM	99.88 E-9	2.616 E-6	
8T SRAM	-62.99 E-12	2.54 E-6	
TG8T SRAM	-27.21 E-12	3.474 E-6	

Table 2: Comparative Analysis.



International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 7 Issue IV, Apr 2019- Available at www.ijraset.com

The table 2 shows the comparison of 6T SRAM and 8T SRAM with TG8T SRAM. It is crystal clear that the delay of TG8T SRAM is very less compared to existing SRAMs which implies speed of proposed design is faster than others. The bit line leakage problems are also less.

The power of proposed designed is slightly higher than standard 6T SRAM which is the major drawback of this project. Since there is a possibility of changing threshold voltage of CMOS transistors, we can overcome the above drawback using SYNOPSIS tool.

IV. CONCLUSION

An 8T SRAM cell is designed using Transmission gate in 180nm CMOS technology and its parameters are compared with the existing SRAM cells. The proposed design has improved parameters with the benefit of high speed operation as delay is decreased by 9.99E-8 leading to reduced leakage parameters. The results show major enhancement in the design parameters over standard 6T SRAM cell and 8T SRAM cell signifying its strength and functionality.

REFERENCES

- Kavita Khare, Nilay Khare, Vijendra Kumar Kulhade, Pallavi Deshpande "VLSI Design and Analysis of 6T SRAM using Cadence Tool" IEEE 2008 Proc.2008, lohor Bahru, Malaysia.
- [2] Kolsoom Mehrabi, Behzad Ebrahimi and Ali Afzali-Kusha "A Robust and Low Power 7T SRAM Cell Design" 2015 18th CSI International Symposium on Computer Architecture and Digital Systems (CADS).
- [3] A. K. Gundu, M. S. Hashmi and R. Sharma, "A regression based methodology to estimate SNM for improving yield of 6T SRAM," IEEE 59th International Midwest Symposium on Circuits and Systems, Abu Dhabi in 2016.
- [4] Anand Kumar "SWITCHING THEORY AND LOGIC DESIGN" published in 2008
- [5] U.A. BAKSHI and A.P. GODSE. "IC APPLICATIONS" published in 2010.
- [6] Douglas A. Pucknell and Kamran Eshraghian "BASIC VLSI DESIGN" published in 2011.











45.98



IMPACT FACTOR: 7.129







INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24*7 Support on Whatsapp)