



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 7 Issue: VII Month of publication: July 2019 DOI: http://doi.org/10.22214/ijraset.2019.7216

www.ijraset.com

Call: 🕥 08813907089 🔰 E-mail ID: ijraset@gmail.com



# UART Controller : Design Synthesis and Power Optimization

Priya Singh<sup>1</sup>, Mukul Anand<sup>2</sup>

<sup>1</sup>Senior Design Engineer, Synapse Techno Design Innovations Private Limited <sup>2</sup>Technical Team Lead, EInfochips Ltd. (An Arrow Company)

Abstract: Universal asynchronous receiver transmitter, abbreviated UART is an integrated circuit that serves as a serial communication protocol; mostly used for short-distance, low speed, low-cost data exchange between computer and peripheral. The UART takes bytes of data and transmits the individual bits in a sequential fashion. At the destination, a second UART reassembles the bits into complete bytes. So a UART includes both receiver and transmitter module .This paper presents hardware implementation of UART both functional and synthesizable and optimized in terms of power via Clock Gating. The design is implemented in Verilog HDL and simulated using both Modelsim and NCSim, simulators. The code has been verified for following the synthesizability rules using Atrenta Spyglass and synthesis is carried out using Synopsys design compiler, later the concept of Clock Gating has been applied to turn of the FSM of both transmitter and receiver module when no transmission or reception occurs. For the purpose of using this UART on any SoC, interfacing has been carried out using skyblue line interface. With the help of interfacing there is no need to change the number of input or output pins if some more functionalities need to be incorporated, as per the SoC needs.

Keywords: System on chip (SoC), Universal Asynchronous Receiver and Transmitter (UART), Clock Gating (CG), UART control register (UARTCR), UART status register (UARTSR).

# I. INTRODUCTION

Asynchronous serial communication has advantages of less transmission line, high reliability, and long transmission distance; therefore it is widely used in data exchange between computer and peripherals [1]. Universal asynchronous receiver/transmitter is basically used between the peripheral devices. For example: computer and printer or in between the controller and mouse. Hence UART is used mostly for the short distance, low speed and is thus of low cost.

This paper uses the Verilog hardware description language to implement the core functions of UART, as a transmitter and a receiver using the FSM methodology and then synthesizes the hardware using Synopsys design compiler tool. As we are using the state machines for transmitter and receiver our design become less complex and the proposed UART consumes lesser area.

For integrating the synthesized UART on to the SoC, we interface the UART designed via skyblue line signals. Skyblue line is a Motorola's standard bus widely used in industry.

Next the concept of State Machine controlled global Clock Gating [2] has been applied to reduce the unnecessary power consumptions in the design. And the results proves the essence of this technique.

# II. PROPOSED DESIGN OF UART

Fig1 shows the top view of UART; this UART is governed by a clock signal ipg\_clk and a reset signal. inputs Here tx is the output pin to carry out any kind of serial transmission and rx serves as the input pin which receives the serial data bits wrapped with start, stop and parity bit.




Fig. 1. Top View of UART



# International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.177 Volume 7 Issue VII, July 2019- Available at www.ijraset.com

In addition to these pins ips signals are also present in our design which provides the necessary details regarding information being ips\_wdata[31:0] transmitted or received, i.e a kind of interfacing. The ips signals are namely ,ips\_addr[31:0],ips\_module\_en,ips\_rwb,cs0,cs1,cs2,cs3,ips\_rdata[31:0] ips\_byte\_7\_0 ,ips\_byte\_15\_8 ,ips\_byte\_23\_16 ,ips\_byte\_31\_24.

# A. Setting up Internal Registers

We will be using two registers used for designing the transmitter and receiver module [3], there complete details and description is as written next.

1) Control Register: This register contains necessary settings for the UART. And it must be set prior to use. Some common settings include: Number of data bits, number of stop bits, parity control, UART TX/RX enable/disable etc. In our designed UART following are the control bits we have considered and accordingly worked upon, as shown in fig 2 and the complete bit description is shown in table I.

|--|

Fig. 2. Bit Description for UARTCR

	TABLE I. UARTCR BIT DESCRIPTION					
Field	Description					
pce	Parity Control Enable					
	0 : Parity involved in transmission and					
	reception					
	1 : Parity not involved in transmission and					
	reception					
pc	Parity Control					
	00 : even parity					
	01 : odd parity					
	10 : zero transmitted / received					
	11 : one transmitted / received					
tx_en	Transmitter Enable					
	0 : Transmitter disabled					
	1 : Transmitter enabled					
rx_en	Receiver Enable					
	0 : Receiver disabled					
	1 : Receiver enabled					
tdfl	Transmitter Data Field Length					
	Defines the number of bytes to be					
	transmitted in UART					
	0 : 1byte					
	1 : 2byte					
rdfl	Receiver Data Field Length					
	Defines the number of bytes to be received					
	by UART					
	0: 1 byte					
	1: 2 byte					

TABLE I.UARTCR BIT DESCRIPTION

2) *Status Register:* This register contains information regarding the UART's condition or state. During run-time, this register may be helpful in guiding the processor on the next instruction to execute like when to retrieve data. In our designed UART following are the status bits we have considered and accordingly worked upon as shown in fig 3 and details are a shown in table II.



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.177 Volume 7 Issue VII, July 2019- Available at www.ijraset.com




# Fig. 3.Bit Description for UARTSR

# TABLE II. UARTSR BIT DESCRIPTION

Field	Description
Pe	Parity Error flag, indicates if
	There is any Parity Error in the
	Corresponding byte.
	0: No parity error
	1: Parity error
Dtf	Data Transmission Complete Flag,
	indicates data Trans
	-mission is complete.
Drf	Data Reception Flag a set indicates
	data received.

#### B. UART Data Transmission



As per the FSM designed [4], transmission begins with the bit '1' followed by a start bit'0'; when the tx\_en signal is high (transmission is enabled) this is then followed by 8/16-bit data, depending on the length of data field to be transmited (tdfl) next a parity bit will be sent if pce is set and at last a stop bit '1'. The start signal here indicates to the receiver that transmission of data is about to start. Parity bit is meant for error detection. Stop bit indicates the end of transmission to the receiver. Each character is placed in between start and stop bits, this is called framing. The start bit is always low and stop bit is always high The LSB of the data word is transmitted first.


#### C. UART Data Reception

The UART receiver module receives the serial signals at rx pin, and stores them on to a register. The receiver module design is largely complementary to that of the transmitter design. The overall functionality of the receiver in this design is : system detects the start-bit, then stores the following 8/16 bits serial data and then depending on pce value a parity bit is stored or skipped , then system detects the stop-bit, and finally makes the data available to the host , after storing it in data\_received register. There is an error checking logic that compares the parity received with the expected one. Design includes a counter which keeps track of the number of data bits received so far. When this count equals predefined limit, then the state machine stops and waits for the parity or stop bit. The FSM proposed for this as shown in fig.5 [4].

International Journal for Research in Applied Science & Engineering Technology (IJRASET)



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.177 Volume 7 Issue VII, July 2019- Available at www.ijraset.com



#### III. POWER OPTIMIZATION STRATEGY

The UART serial protocol lends itself well to state-machine-controlled global clock gating.

- Transmitter FSM Clock Gating: The transmitter FSM should turn on only when there is some data coming at the data register for the purpose of transmission. In case there's no info to be transmitted the clock is made to stop from reaching the Transmitter module of the UART thereby avoiding a lot of power wastage that occurs due to the switching activities continuously.
- 2) Receiver FSM Clock Gating: When the serial receive input rx is idle (high) in between transmissions, there is no need to provide a clock to the majority of flip-flops in the deserializer circuit i.e receiver module of this UART. The only flip-flop that requires an uninterrupted clock is the receive detection flip-flop that constantly sense the receive input for an incoming transmission that is the rx pin of the UART controller. The state machine for the proposed receiver is designed to cut off the clock signal to most flip-flops during the *Idle* state. When incoming data is detected (rx pin goes 0, start bit is detected), the state machine restarts the internal clock to process the received data. This technique inherently reduces power consumption during idle periods.

#### IV. SIMULATION RESULTS

The Simulation results of the transmitter and receivers module on a Modelsim and NCSim simulator is as shown below in fig.6 and fig.7, Transmitters simulation results are done on Modelsim 10.3 simulator and the receivers is done on cadence NCSim simulator, functionality is properly met.




Fig. 6. Simulation Result - Transmitter



International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.177 Volume 7 Issue VII, July 2019- Available at www.ijraset.com




Fig. 7. Simulation Result-Receiver

# V. SYNTHESIS RESULTS

The final synthesis is carried out on Synopsys Design Compiler results in the following hardware generation. This synthesis has been carried out on a 45 nm technology.

The hardware implementation has been carried out for this UART design when it is simultaneously doing transmission and reception of data meaning a full duplex operation is being performed.




Fig. 8. Synthesis Result–UART carrying out a full duplex operation

# VI. CLOCK GATING RESULTS

The State Machine controlled global Clock Gating concept when implemented by making changed in the HDL of this UART code results in the functionality being met similar to the previous case, as shown in fig.9; but with an overall power reduction. To compute the power loss in case with and without Clock Gating we use Xilinx Power Estimator 11.1 tool and the results are as shown next in table III.

3	1         1           1         1           0         1           0         1           0         1           0         1           0         1           0         1           0         1           1         1           1         1           1         1           1         1           1         1           1         1           0         1	(3 )3 ) (16*h0010		± ±1 32 32 35 ] <b></b> ] 1 100 .∦ 100000000	JJ			
••••••••••••••••••••••••••••••••••••	1         1           1         1           0         1           0         1           0         1           0         1           0         1           0         1           0         1           1         1           1         1           1         1           1         1           1         1           1         1           0         1	10000010			JJ			
3	Image         Image           00         00           01         00           00         00           01         371           11         371           01         371           01         371           01         371           01         371           01         371           01         371           01         371           01         371           01         371           01         371           01         371				JJ		กากกากกาก	
Adminiar_uet_cgbhyper_Lggbhyper_ Adminiar_uet_cgbhyper_Lggbhyper_ Adminiar_uet_cgbhyper_Lggbhyper_ Adminiar_uet_cgbhyper_Lggbhyper_ Adminiar_uet_cgbhyper_Lggbhyper_ Adminiar_uet_cgbhyper_Lggbhyper Adminiar_uet_cgbhyper_Lggbhyper Adminiar_uet_cgbhyper_Lggbhyper Adminiar_uet_cgbhyper_Lggbhyper_Lggbhyper_ Adminiar_uet_cgbhyper_Lggbhype	Wege           00	10000000000000000000000000000000000000	),	1113h1			กถากกากกากก	
Annual, part og, Linyert og, Linyert og, Linyert     Annual, part og, Linyert og, Linyert og, Linyert     Annual, part og, Linyert og, Linyert     Annual, part og, Linyert og, Linyert     Annual, part     Annual	0 0 0 0 0 0 0 0 0 1 3 1 1 1 1 1 1 1 1 1 1 1 1 1	0000 (16°h0010	1000000000 Th2 Th2 Th2 Th2 Th2 Th2 Th2 Th2 Th2 Th2	1113h1				
jonau, gurt, gu, jonau, tg, Jog, de, Joh, Joh, Joh, Joh, Joh, Joh, Joh, Joh	1 00 000000000000000000000000000000000	0000 (16°h0010	1000000000 Th2 Th2 Th2 Th2 Th2 Th2 Th2 Th2 Th2 Th2	1113h1	กถากการการการการการการการการการการการการกา		กการการคร	
(mmax_gart_ga_l)wart_ga_l(w_gart_ga_l)wart_ga         (mmax_gart_ga_l)wart_ga_l)wart_ga_l         (mmax_gart_ga_l)wart_ga_l)wart_ga_l         (mmax_gart_ga_l)wart_ga_l)wart_ga_l         (mmax_gart_ga_l)wart_ga_l)wart_ga_l         (mmax_gart_ga_l)wart_ga_l)wart_ga_l         (mmax_gart_ga_l)wart_ga_l)wart_ga_l         (mmax_gart_ga_l)wart_ga_l)wart_ga_l         (mmax_gart_ga_l)wart_ga_l)wart_ga_l         (mmax_gart_ga_l)wart_ga_l)wart_ga_l)wart_ga_l         (mmax_gart_ga_l)wart_ga_l)wart_ga_l)wart_ga_l         (mmax_gart_ga_l)wart_ga_l)wart_ga_l)wart_ga_l)wart_ga_l         (mmax_gart_ga_l)wart_ga_l)wart_ga_l)wart_ga_l)wart_ga_l         (mmax_gart_ga_l)wart_ga_l)wart_ga_l)wart_ga_l)wart_ga_l)wart_ga_l         (mmax_gart_ga_l)wart_	0	0000 (16°h0010	1000000000 Th2 Th2 Th2 Th2 Th2 Th2 Th2 Th2 Th2 Th2	1113h1				
Primala, guita, guita, guitanat, guita,	0	0000 (16°h0010	1000000000 Th2 Th2 Th2 Th2 Th2 Th2 Th2 Th2 Th2 Th2	1113h1				
Image: A part of a part	h 11 <u>3h1</u> 11 <u>3h1</u> 11 <u>16h0</u> h <u>16h0</u> h <u>16h0</u> 11 <u>16</u>	(3 )3 ) (16*h0010	1+000000aa 31+2 12 )))))))))))))))))))))))))))))))))	()(3h1 ()(3h1				
•         Amaza, gurt, s.g., Umorat, g., Umoran, gata, b., Dh., Dh., Mana, gurt, g., Umorat, g., Umorat, g., Umorat, G., Uho, et al., Dh., Dh., Dh., Dh., Dh., Dh., Dh., Dh	1 3h1 1 3h1 1 3h1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	);; ) (16*h0010	7h2 72 )))))))))))))))))))))))))))))))))	[[[3h1				
•         Amaka, partuga, Jimwartuga, Jimwartu	1 3h1 0 h 16h h 16h 16h 16h 16h 16h 16h 16h 16h	)3 0000 (16%0010	2 2)))))))))))))) ЛЛЛЛ	[[[3h1				
(htmla_just_g_i_htmls_f_g_i_html     (htmla_just_g_i_htmls_f_g_i_html     (htmla_just_g_i_htmls_f_g_i_html     (htmla_just_g_i_htmls_f_g_i_html     (htmla_just_g_i_htmls_f_g_i_html     (htmla_just_g_i_html     (htmla	10 h 16h h 16h h 16h	000		[[[3h1				
(mana, gart, ga, (mart, ga, (mart, ga, (mh, gart))     (mara, gart, ga, (mart, gart), (mart, gart)     (mara, gart, ga, (mart, gart), (mart, gart)     (mara, gart, ga, (mart, gart), (mart, gart),     (mara, gart, gart),     (mara, gart),     (mara, gart, gart),     (mara, gart, gart),     (mara, gart, gart),     (mara, gart),     (mara, gart, gart),     (mara, gart),	0 h <u>1640</u> h <u>16</u> 1	(16'h0010	nnn	1111116760000				
A generating arts go Jinverst go, Jinvest go, Jin	h 1660 h 16 1	(16'h0010	nnn	1111116760000				
Providanjan (c) junjan (c) jučent diskoval in Annaka, juni (c) junjan (c) jučent diskoval in Annaka, juni (c) junjan (c) jučent (c) Annaka, juni (c) junjan (c) jučent (c) (c) Annaka, juni (c) junjan (c) jučent (c) (c) Annaka, juni (c) junjan (c)	h <u>16.</u> 1 1 10	(16'h0010	nnn	1111116'H0000				
Pannaka_ust_glnysst_glnk_temp      Pannaka_ust_glnysst_glnk_temp     Pannaka_ust_glnysst_glown     Pannaka_ust_glnysst_glown     Pannaka_ust_glnysst_glnk     Pannaka_ust_glnysst_glnk     Pannaka_ust_glnysst_glnk_thr     Pannaka_ust_glnysst_glnk_thr     Pannaka_ust_glnysst_glnk_thr     Pannaka_ust_glnysst_glnkethr     Pannaka_ust_glnysst_glnkethr     Pannaka_ust_glnysst_glnkethr	1 1 0		nnn					
Selmalar series _ Umraint cs_Umraint csubraint maint cs_Umraint csubraint cs_Umraint csubraint csubraint cs_Umraint csubraint csubraint csubraint cs_Umraint csubraint csubra	0							
<ul> <li>/stmukus_uart_cg_l/muset_cg_l/parity_tx</li> <li>/stmukus_uart_cg_l/muset_cg_l/ddf</li> <li>/stmukus_uart_cg_l/muset_cg_l/ddf</li> <li>/stmukus_uart_cg_l/muset_cg_l/nglath_rx</li> <li>/stmukus_uart_cg_l/muset_cg_l/ng_dg_rx</li> <li>/stmukus_uart_cg_l/muset_cg_l/nglath_rx</li> <li>/stmukus_uart_cg_l/muset_cg_l/nglath_rx</li> </ul>	0							
//dtimuka_uart_og_i/myuart_og_i/dtf 11% d /dtimuka_uart_og_i/myuart_og_i/ks /dtimuka_uart_og_i/myuart_og_i/en_latch_rx 11% /dtimuka_uart_og_i/myuart_og_i/en_dka_rx 11% d /dtimuka_uart_og_i/myuart_og_i/en_dka_rx 11%								
/stmukus_uart_cg_l/myuart_cg_l/rx     /stmukus_uart_cg_l/myuart_cg_l/en_latch_rx     /stmukus_uart_cg_l/myuart_cg_l/eg_ckg_rx     /stmukus_uart_cg_l/myuart_cg_l/esent_state_rx     /stmukus_uart_cg_l/myuart_cg_l/esent_state_rx		L						
<ul> <li>/stimulus_uart_cg_1/myuart_cg_1/en_latch_rx</li> <li>/stimulus_uart_cg_1/myuart_cg_1/pg_clkg_rx</li> <li>/stimulus_uart_cg_1/myuart_cg_1/present_state_rx</li> <li>/stimulus_uart_cg_1/myuart_cg_1/present_state_rx</li> </ul>	0							
/stimulus_uart_cg_1/myuart_cg_1/pg_dkg_rx 1h0 /stimulus_uart_cg_1/myuart_cg_1/present_state_rx 3h3	11							
Joint Content of Co	10							
			))3h4	)((3ħ1				
/stimulus_uart_cg_1/myuart_cg_1/next_state_rx 3/h:			3h4	()(3h1				
/stimulus_uart_cg_1/myuart_cg_1/rx_en 1 <sup>th</sup> :		1						
/stimulus_uart_cg_1/myuart_cg_1/shift_rx 1'h0								
/stimulus_uart_cg_1/myuart_cg_1/rx_count 161				100000000000000000000000000000000000000				
/stimulus_uart_cg_1/myuart_cg_1/total_counting		(16'h0010						
/stimulus_uart_cg_1/myuart_cg_1/data_received 321		0000001	11.111.1321	h00000 (32h00	000001			
/stimulus_uart_cg_1/myuart_cg_1/drf 1"h0								
/stimulus_uart_cg_1/myuart_cg_1/pe 1 <sup>th</sup>	0							
248 @ Now 440	ns 500	ns 1000	ns 150	0 ns 2000	0 ns 250	0 ns 300	0 ns 350	0 ns
G/2 Cursor 1 0	) ns							
	<b>P</b> 4		1					) i

Fig. 9. Clock Gated UART (full duplex mode)



# International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.177 Volume 7 Issue VII, July 2019- Available at www.ijraset.com

		o were reesering	
Circuit	Clock Time	Dynamic	Total Power
	Period	Power	
UART	10 ns	0.010	0.171
(no CG)	1 ns	0.039	0.200
	0.1ns	0.329	0.492
	10 ps	3.233	3.414
	1 ps	32.268	32.523
UART	10 ns	0.010	0.171
(with CG)	1 ns	0.038	0.200
	0.1ns	0.163	0.489
	10 ps	3.204	3.384
	1 ps	31.978	32.232

# TABLE III. POWER RESULTS

#### VII. CONCLUSION

This UART uses Verilog as the design language to achieve the receiver and transmitter modules. Finally for the usage of this UART on to any processor or SoC in future we have provided skyblue line interface. With the help of this interfacing, if we wish to incorporate few more characteristics in the design we can do so without impacting on the number of input or output pins of the top module. Functionality has been properly verified using Modelsim and NCSim simulators and the synthesis has been carried out on a 45 nm technology using synopsys design compiler. The circuit has even been optimized in terms of Power through the concept of Clock Gating, which turns off the FSM of transmitter and receiver when no transmission or reception operation is to be carried out.

#### VIII. ACKNOWLEDGMENT

First and foremost I would like to express my deepest gratitude to Mr. Rivu Das, Technical Lead at eInfochips Ltd. (An Arrow Company) and Mukul Anand, Technical Lead, at eInfochips Ltd. (An Arrow Company) for his invaluable support, guidance, motivation and encouragement throughout the period this work was carried out.

#### REFERENCES

- B.Jeevan & M.Neeraja, "DESIGN AND SIMULATION OF UART PROTOCOL BASED ON VERI VERILOG," International Conference on Electronics and Communication Engineering (ICECE) -16th Sept, 2012.
- [2] Casey T. Morrison, William Goh, Saeed Sadrameli, and Eric Blattler, "Design and Evaluation of a Low-Power UART-Protocol Deserializer".
- [3] IP Interface, Semiconductor Reuse Standard, SRS V3.1, MOTOROLA, 01 NOV 2002.
- [4] Clifford E. Cummings, "State Machine Coding Styles for Synthesis," Sunburst Design, Inc. SNUG 1998.
- [5] Palnitkar, Samir. Verilog HDL A Guide to Digital Design and Synthesis.











45.98



IMPACT FACTOR: 7.129







# INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24\*7 Support on Whatsapp)