



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 7 Issue: X Month of publication: October 2019 DOI: http://doi.org/10.22214/ijraset.2019.10050

www.ijraset.com

Call: 🕥 08813907089 🔰 E-mail ID: ijraset@gmail.com



International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.177

Volume 7 Issue X, Oct 2019- Available at www.ijraset.com

# **Design of Router 1X3 using HDL**

Supriyareddy Patil<sup>1</sup>, Dr. Baswaraj Gadgay<sup>2</sup>

<sup>1</sup>PG Student Dept. Of VLSI Design & Embedded Systems VTU Centre for PG studies, Kalaburagi, Karnataka, India <sup>2</sup>PG Co-ordinator /Regional Director VTU Centre for PG Studies, Kalaburagi, Karnataka, India <sup>3</sup>Assistant Professor VTU Centre for PG Studies, Kalaburagi, Karnataka, India

Abstract: Routing will enable to pass the message from one computer to another computer based upon the IP addresses. Router is a device which forwards the information between different computer networks i.e. transferring the information from source to the destination. The router can be connected to LANs (Local area networks) or WANs(wide area networks). It will perform the traffic directing function and it reads the network address information in the packet header to determine the ultimate destination Router drives the incoming packet which comes from the input port to output ports based on the address contained in the packet. In this paper we have designed the router which will send the information to three different networks and it consists of several components like FIFO (first in first out), register, synchronizer, FSM(Finite state machine). Keywords: Hardware description language (Verilog), Router, Xilinx, Data.

#### I. INTRODUCTION

A router is connected to three or more data lines which will forward the data packets between different networks using the information, it will directs the packets to the next network. When the information comes on the network lines, the device will read the address to find is ultimate destination .Until the data reaches to the destination node it will forward the data packets from one router to the other router through the internet. A router is a device that forwards data packets along networks. It drives an incoming packet to an output channel based on the address fields contained in the packet header. Routers use headers and forwarding tables to determine the best path for forwarding the packets, and they use protocols to communicate with each other and configure the best route between any two hosts. It is an OSI layer 3 routing device. When multiple routers are used in interconnected networks, the routers can exchange information about destination addresses using a routing protocol.

## II. ROUTER 1X3

Block Diagram Of Router - Top Level RTL Module





# International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.177

Volume 7 Issue X, Oct 2019- Available at www.ijraset.com



Figure 1

In this design router consist of six important components, which are as follows

Register, FIFO(first in first out), synchronizer ,FSM(finite state machine) .In this project FSM works like a controller which will provide the control signals to the FIFO, and register block.

- *FIFO Block:* Each fifo is of 9 bit wide and 16 bit depth. There are 3 fifo in router design, Based on the control signals provided by the FSM block, FIFO will store the data coming from the input port. If resetn is low then full =0, empty = 1 and data\_out = 0. For Write operation: The data from input data\_in is sampled at rising edge of the clock when input write\_enb is high and fifo is not full.For Read Operation: The data is read from output data\_out at rising edge of the clock, when read\_enb is high and fifo is not empty. read and Write operation can be done simultaneously. Full it indicates that all the locations inside fifo has been written. Empty it indicates that all the locations of fifo are empty.
- 2) Synchronizer Block: This block provides synchronization between FSM block and three FIFOs so that single input port can communicate with 3 output ports. This module provides synchronization between FSM and FIFO blocks.. It will detect the address of channel and will latch it till pkt\_valid is high, address and write\_enb\_reg will be used for latching the incoming data into the FIFO. fifo\_full output signal is generated, when the present FIFO is full, and fifo\_empty output signal is generated by the present FIFO when it is empty.

If data = 00 then fifo\_empty = empty\_0 and fifo\_full = full\_0

If data = 01 then fifo\_empty = empty\_1 and fifo\_full= full\_1

If data = 10 then fifo\_empty = empty\_2 and fifo\_full = full\_2 Else fifo\_empty = 0 and fifo\_full = 1.

The output vld\_out signal is generated when empty of present fifo goes low, that means present fifo is ready to read. vld\_out\_0 = ~empty\_0 vld\_out\_1 = ~empty\_1vld\_out\_2 = ~empty\_2. The write\_enb\_reg signal which comes from the fsm is used to generate write\_enb signal for the present FIFO which is selected by present address. There are 3 internal reset signals (soft\_reset\_0, soft\_reset\_1, soft\_reset\_2) for each of the FIFO respectively. The respective internal reset signals goes high if read\_enb\_X (read\_enb\_0,read\_out\_1,read\_out\_2) is not asserted within 30 clock cycles of the vld\_out\_X(vld\_out\_0,vld\_out\_1 or vld\_out\_2) being asserted respectively.

- *3) FSM:* The 'fsm\_router' module is the controller circuit for the router. This module generates all the control signals when new packet is sent to router. These control signals are used by other modules to send data at output, writing data into the fifo.
- 4) Router\_Reg: The router\_reg module contains the status, data and parity registers for the router\_1x3. These registers are latched to new status or input data through the control signals provided by the fsm\_router. This module contains status, data and parity registers required by router. All the registers in this module are latched on rising edge of the clock. Data registers latches the data from data input based on state and status control signals, and this latched data is sent thefifoor storage. Apart from it, data is also latched into the parity registers for parity calculation and it is compared with the parity byte of the packet. An error signal is generated if packet parity is not equal to the calculated parity



# International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.177 Volume 7 Issue X, Oct 2019- Available at www.ijraset.com

**III. SIMULATION RESULTS** 



Figure 2 Router Top Module Output





#### Figure 3 Router FSM Module Output



Figure 4 Router Synchronizer Module



18 0 8 0 0 X 8 0 0 A 8 1 0 3 5 5 5 7 9 7 7 8 7 8 2 2 1 ( ) 1 111 y 9 1 Qebut Value 81 13.4 Sin 1X 75 2011 100 1 Sare 15 a 14 1 100 🖉 dala padi 🕄 1 194 mit et a mad erd To rate 110 1 3 3 9 5 3 16 R 1 L L L L L L HLISBARD \$10102101010101010 PARABABABABABABA 112 10,0,0,0,1 02305676500023 td add40 er add(4.5 16 4 5 5 1 11113 3 15

Figure 5 Router Fifo Module

### **IV. CONCLUSION**

This paper is intended to present an overview of the design of router 1x3 and successfully we have designed all the components of router like fifo(first in first out),synchronizer,register,fsm(finite state machine).

#### REFERENCES

[1] Verilog HDL:- Samir Palnitkar

[2] System Verilog:- Chris Spear

[3] The ASIC Website

[4] https://en.wikipedia.org/wiki/Wireless\_router

[5] opencores.org











45.98



IMPACT FACTOR: 7.129







# INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24\*7 Support on Whatsapp)