



iJRASET

International Journal For Research in
Applied Science and Engineering Technology



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 3 Issue: VI Month of publication: June 2015

DOI:

www.ijraset.com

Call: ☎ 08813907089

E-mail ID: ijraset@gmail.com

IIR filter design using CSA for DSP applications

Sagara.K.S¹, Ravi L.S²

¹PG Student, Dept. of ECE, RIT, Hassan, ²Assistant Professor Dept of ECE, RIT, Hassan

Abstract- In this paper, a design methodology to implement low-power and high-speed 2nd order recursive digital Infinite Impulse Response filter has been proposed. Existing IIR digital filters have a large number of constant multiplications. The proposed method replaces constant multiplications by using addition/subtraction and shift operations. The proposed new adder cell is used as the Carry-Save Adder to implement addition/subtraction operations in the design of recursive section IIR filter to reduce the delay. Furthermore, high level algorithms designed for the optimization of the number of CSA blocks are used to reduce the complexity of the IIR filter. The microwind tool is used to generate the schematic of the proposed CSA based shift-adds architecture design and it will be analyzed by using Micro wind CAD tool to synthesize low-complexity and high speed IIR filters. The proposed design reduces power, propagation delay, area and increase throughput when compared with the existing technology.

Keywords- IIR, CSA, DSH, Xilinx, FPGA

I. INTRODUCTION

Digital filtering is one of the most widely used operations in digital signal and image processing applications. The digital filtering operation is to transform the input signal or image in such a way to enhance or suppress certain features. IIR filters compute their outputs recursively, it need the immediate past output for computing the current one. Thus IIR filter are more difficult to pipeline than FIR digital filters. On the other hand, the IIR digital filters have the advantages of high selectivity and requiring fewer coefficients than the FIR digital filters with similar performance. Consequently, Realization of IIR filters with good overall performance became a challenging aspect. Systolic arrays are architectures which respond to the requirements of VLSI design by their simplicity, modularity and nearest neighbor connectivity. These characteristics give the systolic arrays a leading edge over other VLSI architecture. Several array designs to compute the IIR digital filtering operation have been proposed. The absence of delay elements inside the feedback loop has limited the possibility of pipelining and consequently the throughput rate of the existing fully bit parallel systolic IIR digital filter architectures. One way to achieve pipelining of IIR filters is to insert delay elements in the feedback loop. This can be achieved by using the scattered look ahead technique or the clustered look ahead technique. The proposed system uses CSA technique along with the delay elements to implement the pipelined IIR digital filter. design methodology




Fig 1: Block diagram of IIR filter using CSA




Fig 2: Carry save adder block diagram and schematic




Fig 3: Carry save adder block diagram and schematic




Fig 4: IIR Filter block diagram

The Figure 3 shows the typical block diagram of an IIR filter looks like the following. The z^{-1} block is a unit delay. The coefficients and number of feedback/feedforward paths are implementation-dependent and figure 2 shows A carry save adder (CSA) tree consists of CSA operators and one adder at the root of the tree. The CSA operators are used to transform an arbitrary number of operands in the addition process to produce two adding operands, after which the adder at the root of the CSA tree computes the final sum. The proposed design uses this technique to implement the adder/subtraction section along with the delay elements in the pipelining recursive section of the digital IIR filter.

A. Carry save adder

The carry-save adder reduces the addition of 3 numbers to the addition of 2 numbers. The propagation delay is 3 gates regardless of the number of bits. The carry-save unit consists of n full adders, each of which computes a single sum and carries bit based solely on the corresponding bits of the three input numbers. The entire sum can then be computed by shifting the carry sequence left by one place and appending a 0 to the front (most significant bit) of the partial sum sequence and adding this sequence with RCA produces the resulting $n + 1$ -bit value. This process can be continued indefinitely, adding an input for each stage of full adders, without any intermediate carry propagation. These stages can be arranged in a binary tree structure, with cumulative delay logarithmic in the number of inputs to be added, and invariant of the number of bits per input.

B. IIR Filter

The general infinite impulse response (IIR) .The filters will now include both feedback and feed forward terms. The system function will be a rational function where in general both the zeros and the poles.





Figure:5 Direct form-I(chebyshev filter-I)

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

A conventional second-order section (SOS) of a digital IIR filter is shown in Fig 4. It contains coefficients c_1 and c_2 , two multipliers, one adder and two unit-delay elements. To maintain stability with the use of fixed precision arithmetic, the filter employs a quantizer (Q). The quantizer is also known as limiter which is used to determine if there is an overflow (or underflow) of vectors and truncate the vectors to a desired length.


C. Carry Save Example

Example1: $13+10+5+11+12+1 = 52$



A: 1101	G: 0010	
B: 1010	2H: 1101	
C: 0101	I: 0110	M: 01000
G: 10	K: 11110	2N: 1011
H: 1101	L: 0010	X: 0110100
D: 1011	K: 11110	
E: 1100	2L: 0010	
F: 0001	2J: 1001	
I: 0110	M: 01000	
J: 1001	N: 1011	
		110100 ← 52

II. DESIGN FLOW



6:FPGA Design flow diagram.

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

- A. Three key verification points for FPGA implementation
 - 1) Behavioral simulation
 - 2) Post-place & route static timing analysis
 - 3) Download and verify in circuit
- B. Choose the appropriate configuration scheme
- C. Create Verilog code
 - 1) Optimized for Xilinx FPGAs and performance
- D. Synthesis
 - 1) Synopsys, Mentor, XST
 - 2) Pushbutton flow with scripting capabilities
- E. Place & route
 - 1) Completed by the user
 - 2) Xilinx implementation tools
 - 3) Pushbutton flow, scripting capabilities
- F. Download and verify in circuit.

III. SIMULATION RESULTS




Fig: 7 Output for carry save adder

IV. SYNTHESIS RESULTS

Table:1 Utilization summary of IIR Filter using CSA.

Logic Utilization	Used	Available	Utilization
Number of Slice Flip Flops	2,001	17,344	11%
Number of 4 input LUTs	9,716	17,344	56%
Number of occupied Slices	6,260	8,672	72%
Number of Slices containing only related logic	6,260	6,260	100%
Number of Slices containing unrelated logic	0	6,260	0%
Total Number of 4 input LUTs	10,291	17,344	59%
Number used as logic	9,716		
Number used as a route-thru	575		
Number of bonded IOBs	52	304	17%
Number of BUFMUXs	1	24	4%
Number of MULT18X18SIOs	28	28	100%
Average Fanout of Non-Clock Nets	1.83		

The screenshot displays the Logic Analyzer tool interface. On the left, the 'Object Name' list includes signals such as 'filter_out[3]', 'sinCone', 'testFailure', 'filter_m_data', 'debug_line_out', 'expected_cr...', 'filter_out_rst...', 'filter_out_ref...', 'filter_m_data', 'filter_out_err', 'rt_dsp_sig', 'filter_out_addr', 'filter_out_done', 'reset', 'filter_m[3]', 'ts_emb', 'therm_db', 'refdb', 'filter_m_data', 'filter_out_tes...', and 'filter_out tim...'. The main area shows a timing diagram with a time axis from 918 ns to 930 ns. A green waveform for 'FILTER INPUT' is visible, with a value of 88 at 920 ns and 89 at 924 ns. Another green waveform for 'FILTER OUTPUT' is visible, with a value of 86 at 920 ns and 87 at 924 ns. The time scale is 100 ns per division, and the total time shown is 930 ns.

The screenshot displays the Wireshark 2.10.2 interface. The top menu bar includes File, Edit, View, Zlib, Chain, Display, Expert, Status, Help, and Wireshark. The top toolbar contains various icons for file operations and network analysis. The main window is divided into three panes:

- Packet List Pane:** Shows a single captured packet, No. 1, of type HTTP GET. The packet is selected, and its details are shown in the packet details pane.
- Packet Details Pane:** Displays the structure of the selected packet. The top section is the Ethernet II header, showing the source and destination MAC addresses. Below this is the Internet Protocol Version 4 header, showing the source and destination IP addresses. The bottom section is the Hypertext Transfer Protocol header, showing the request line 'GET /index.html HTTP/1.1'.
- Packet Bytes Pane:** Shows the raw data of the selected packet in hexadecimal and ASCII. The data is displayed in a table with columns for offset, hexadecimal, and ASCII.

The packet details pane shows the following information:

- Ethernet II, Src: Realtek (08:00:00:00:00:00), Dst: Realtek (08:00:00:00:00:00):** This section shows the source and destination MAC addresses of the packet.
- Internet Protocol Version 4, Src: 192.168.1.1, Dst: 192.168.1.2:** This section shows the source and destination IP addresses of the packet.
- Hypertext Transfer Protocol, GET /index.html HTTP/1.1:** This section shows the request line of the packet.

The packet bytes pane shows the raw data of the packet in hexadecimal and ASCII. The data is displayed in a table with columns for offset, hexadecimal, and ASCII.

©IJRASET 2015: All Rights are Reserved

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

REFERENCES

- [1] Deepa Yagain, Dr. Vijaya Krishna .A, Akansha Baliga, "Design of High speed adders for Efficient Digital Design Blocks" ISRN Electronics, 2012, to be published.
- [2] G. Ramana Murthy, C. Senthilpari, P.Velraj Kumar, and Lim Tien Sze, "Monte-Carlo analysis of a new 6-T Full-Adder Cell for Power and Propagation Delay Optimizations in 180nm Process", in The 2nd Int. Conf. on Engineering and Technology Innovation, Taiwan, 2012, to be published.
- [3] Ravinder Kaur, Ashish Raman," Design and Implementation of High Speed IIR and FIR Filter using Pipelining", International Journal of Computer Theory and Engineering, vol. 3, no. 2, 2011, pp. 292-295.
- [4] K.K. Parhi, D.G. Messerschmitt, "Pipelined interleaving and parallelism in recursive digital filters - Part I: Pipelining using scattered look-ahead and decomposition", IEEE Trans. Acoust. Speech Signal Process, vol.37, no. 7, 1989, pp. 1099-1117.
- [5] Z. Jiang, A.N. Wilson, Jr, "Design and implementation of efficient pipelined IIR digital filters", IEEE Trans. Signal Processing, vol. 43, no.3, 1995, pp. 579-590.
- [6] Sweety Kashyap, Mukesh Maheshwari "Implementation of High Performance IIR Filter Using Low Power Multiplier and Adder "Research Scholar, Department of Electronics and Communication Jaipur National University, Jaipur, Rajasthan, India.



10.22214/IJRASET



45.98



IMPACT FACTOR:
7.129



IMPACT FACTOR:
7.429



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089  (24*7 Support on Whatsapp)