



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 8 Issue: V Month of publication: May 2020

DOI: http://doi.org/10.22214/ijraset.2020.5425

# www.ijraset.com

Call: 🛇 08813907089 🕴 E-mail ID: ijraset@gmail.com



# Design of Efficient Adders and Subtractors based on Quantum Dot Cellular Automata (QCA)

Subhanjan Subhasis Das<sup>1</sup>, Rohit Singh<sup>2</sup>

<sup>1, 2</sup>Student, Department of Electronics and Communication, SRM IST, Chennai, India

Abstract: Compatibility of a design is an archetype of three aspects, namely speed, power, and area. Achieving all three of them is exceptionally desirable. Quantum-dot Cellular Automata is one of the most surrogate nanotechnologies in the electronics industry. Being a low power utilizer, a high-speed operator, and Nano-size when it comes to the fabrication process, it has its own leverages. Quantum-dot Cellular Automata cells are assimilated in wires and logic gates as a fundamental building block of nanoscale digital circuits. Implementing QCA circuits with the help of the XOR gate, the circuit can be made simpler in delay and cell count. In this paper we propose our designs of basic digital circuits such as adders and subtractors by utilizing QCA technology with estimation of its energy dissipation. These designs are focused to reduce cell count, area consumption and delay as compared to the earlier and existing designs. All the designs are simulated with the help of QCA Designer software provided by Walus Lab at the University of British Columbia. The energy dissipation of designed circuits are calculated using QCA Designer-E software developed at the University of Bremen. Keywords: OCA, Quantum dot cellular automata, XOR, adders, subtractors

#### I. INTRODUCTION

Quantum Dot Cellular Automata (QCA) is a contemporary nanotechnology introduced by Lent et al. [7] to integrate quantum dots into classic cellular automata. The term quantum dot cellular automata has been coined in such a way that it is distinguishable from models of cellular automata performing quantum computations. In QCA, circuits are fabricated with the help of quantum cells. In the classical model, every cell encompasses four quantum dots with two electrons. Semiconductors such as InAs and GaAs are incorporated to forge nanoscale Quantum dots. Transmission of information is accomplished when a polarization state undergoes propagation instead of current in QCA realization. QCA is a progressive innovation that conceivably conquers the inescapable scaling issues of current CMOS based circuits in performing calculations. A portion of the benefits of Quantum Dot Cellular Automata (QCA) innovation incorporates low-power dissipation with high operating speed and device density. Interestingly, the large-scale manufacturing of nanosized QCA innovation is troublesome. Moreover, QCA innovation is inclined to high blunder rates which happen because of the scaffolding, dislodging, misalignment, and cell exclusion defects. Furthermore, QCA circuits and gadgets are likewise defenceless against transient issues which are incited by thermodynamic impacts, radiation, and other impacts. These errors and faults can be minimized with precision and efficiency in design and also by coplanar layering.

Since the introduction of QCA technology in 1993, various QCA based logical designs such as reversible logic circuits, multiplexers, memory cells, ALUs have been introduced. However, only a few QCA based adders and subtractors have been proposed so far. In this paper, an innovative design adders and subtractors are introduced. Simulations using QCA-Designer and QCA-Designer-E supports all the results presents. All the presented designs are compared to existing designs on the basis of cell count, area, delay and energy dissipation.

#### A. QCA Fundamentals

#### II. BACKGROUND OF QCA

QCA is commonly simulated as computer programs. But, Lent et al. [7] in 1993 expressed a solid usage of an automata using quantum-dots encapsulated within cells. It picked up prominence quickly, and it was then originally manufactured in 1997. The discrete idea of both cell automata and quantum mechanics were consolidated by Lent [7], to make nanoscale gadgets which are equipped for accomplishing calculation at extremely high exchanging speeds (request of Terahertz) and insignificant power utilization. Quantum innovation is presently step by step applied in different fields. QCA technology depends on the exchange of bistable called holes. Quantum cells developed from four quantum dots is portrayed in Fig. 1. [8][9]. The quantum cell is stacked with two free electrons that can tunnel between neighbouring quantum dots. These electrons will, in general, involve antipodal destinations in light of their shared electrostatic repulsion. In this way, there are two most stable arrangements for both the electrons as demonstrated in Fig. 2, yet it is noticed that no current is steered through the cell. These arrangements are termed as cell polarizations represent "1" and "0" respectively [10][11].



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.429 Volume 8 Issue V May 2020- Available at www.ijraset.com



Fig. 1. Quantum-dot Cell

Dissimilar to standard electronics, where current is used to transmit information, QCA works by the intercellular Coulombic interaction hat associates the condition of one cell to one of its neighbours, which then results in data transfer.



Fig. 2. Polarization in QCA

#### B. QCA Basic Gates

The most common among all primary logic gates in QCA is the majority voter (MV) or majority gate. It is formed by connecting five QCA cells in. The underlying function in the majority voter is shown in Fig. 3 and logic operation is shown in equation (1).

$$M(x, y, z) = xy + yz + xz$$
 (1)

By fixing any one input of majority voter permanently to 0 or 1 logical AND and OR function can be implemented. Another basic gate inverter in QCA is shown Fig. 3.



Fig 3. (a) QCA Inverter (b) QCA Majority Gate



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.429 Volume 8 Issue V May 2020- Available at www.ijraset.com

#### C. QCA Clocking

Four distinct and periodical timing states achieve QCA clocking. A QCA circuit is divided into zones which are maintained in a phase. QCA requires a 4-phased clocking signal, termed as a quasi-adiabatic switching technique, which is created by CMOS wires or Carbon Nanotube (CNT) embedded underneath the QCA hardware for adjusting the electric field in cells [12], [13]. Four stages are named as Relax, Switch, Hold and Release [14], [15]. In the first phase the actual computation takes place; therefore, the barrier potential between holes is slowly raised, and a cell under the influence of its neighbours attains an absolute polarity. The barriers are kept raised, during the second phase, and a cell pauses its polarity. In the third stage, boundary potential is diminished bit by bit, and a cell losses its polarity. Finally, in the last phase, the cell remains un-polarized because of the absence of an inter-dot barrier. The Figure 5 shows four stages of a clock signal and the barrier potential at every stage. Each of the four clock signals are consistently 90 degrees out of phase with the earlier clock. Suppose if a level wire comprised of, 10 cells, and each back to back pair, beginning from the left were to be associated with each continuous clock, information would normally flow from of left to right. The first pair of cells will remain polarized until the second pair of cells gets polarized, and so on. In this way, information flow is controlled by clock zones.



Fig. 4. (a) Four clocking signals (b) A clocked QCA wire

#### III. QCA XOR GATE

Universal gates such as NAND and NOR and basic logic gates such as NOT, AND, and OR are required to design digital electronic structures. Moreover, of these basic and universal gates, exclusive gates such as Exclusive-OR and Exclusive-NOR gates are also utilized to design advanced digital circuitry. The expression for an XOR gate can be observed in Equation (2).

$$A \oplus B = AB' + A'B \tag{2}$$

In computation and digital electronics, an XOR is a coherent value relying upon the two information sources, and the logical output of XOR is accurate if the odd number of inputs are true; in any other case, the output is false. This forges a fundamental logic gate.

	1	1
Inj	Output	
А	В	Y
0	0	0
0	1	1
1	0	1
1	1	0

TABLE L	XOR input and	output vectors
	MOR input and	output vectors



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.429 Volume 8 Issue V May 2020- Available at www.ijraset.com

In [16], the XOR design proposed by the authors comprises of 13 cells with a utilization area of 0.012m2. In [17], the authors have introduced a robust exclusive-OR gate. This proposed gate consists of 28 cells with an area of 0.02  $\mu$ m<sup>2</sup>. They utilize fixed polarization cells with a five-input majority in their design. In [18], the authors presented a design consisting of 36 cells with a utilization area of 0.030  $\mu$ m<sup>2</sup>, and a delay of 0.75. Their design is based on coupled majority voter minority gates (CMVMIN). The authors in [19] introduced an XOR design consisting of 37 QCA cells along with a utilization area of 0.030  $\mu$ m<sup>2</sup>, and latency of 1 clock cycle. Another brilliant design of the XOR gate has been introduced by Baharetal et al. in [20], where they reduce the number of cells and area consumption drastically. Their design comprises of only 12 cells with a utilization area of 0.02  $\mu$ m<sup>2</sup> and a delay of 1.25. In [21], the authors design an XOR-based on interactive cell arrangement. Here, no majority of gates are used to achieve the design. Both the data sources are outside of the circuit, and the yield is additionally outside of the circuit. The QCA configuration is reduced to just 9 cells with a utilization area of 8868.30 nm<sup>2</sup>, or 0.01  $\mu$ m<sup>2</sup>, and a delay of 0.5, which is least among the circuits discussed above. This XOR proposed is used for designing the adders and subtractors in the next section.



Fig. 5. QCA Layout of XOR gate



Fig. 6. Simulation outcome of XOR gate in [20]

### IV. PROPOSED DESIGNS BASED ON QCA

#### A. Half Adder

Half adder is a combinational logic circuit that adds two digits and produces a sum (S) bit and a carry (C) bit as output. The design of a half adder includes one XOR gate and one AND gate. The XOR gate used in this design is proposed by [21].

The design layout of half adder is shown in figure 7. Our design consists of only 17 cells and circuit area is  $24307.76 \text{ nm}^2$ . The simulation results of half adder circuit is shown in figure 8. The logic implementation of half adder sum and carry can be represented as in equation 5 and 6 respectively

$$Sum = A'B + AB' = A \bigoplus B$$
(5)



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.429 Volume 8 Issue V May 2020- Available at www.ijraset.com

		1	1			
Inj	put	Output				
А	В	Sum	Carry			
0	0	0	0			
0	1	1	0			
1	0	1	0			
1	1	0	1			

Table II.	Half Adder input and	output vectors.
-----------	----------------------	-----------------



Fig. 7. Half Adder QCA Layout



Fig. 8. Half Adder Simulation Outcomes

#### B. Full Adder

Full adder is a combinational logic circuit that adds three inputs and produces a sum (S) bit and a carry (C) bit as output. The design layout of full adder is shown in Fig. 9, which is implemented by one XOR gate and one majority voter. Using our previously designed XOR gate in QCA we now design a full adder. The design consists of only 32 cells and circuit area is 39071.46 nm<sup>2</sup>. The logic implementation of full adder sum and carry can be represented as in equation 7 and 8 respectively.

$Sum = (A \oplus B) \oplus C$	(7)
Carry = AB + BC + AC	(8)

			1 1	L		
	Input	Output				
А	В	Cin	Sum	Carry		
0	0	0	0	0		
0	0	1	1	0		
0	1	0	1	0		
0	1	1	0	1		
1	0	0	1	0		
1	0	1	0	1		
1	1	0	0	1		
1	1	1	1	1		

TABLE III. Full Adder input and output vector



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.429 Volume 8 Issue V May 2020- Available at www.ijraset.com



Fig. 9. Full Adder QCA Layout

The simulation results of full adder circuit is shown in Fig. 10. We see a minute latency of 0.5 in the output of Sum, but no latency in Carry.

a	0	1990.1.	111.12	9.1.1.	1, 3000.	nin.	4000.1.	ml	5040.1.1		0.1.1.	1. 7990		, jappo, ,		19920.1		10000	1.1.	110001		12909 1 . 1	
max: 1.00e+000																							
min: -1.00e+000																							
	6	1999, 1	111.12	Ø.1.1.	1. 13990.	1.1.1.	4000.1.	k	490. I.I.I	1. 1699	0.1.1.	1. 5000	استبناه	. Jappo		19930.1	أستعن	10000	1.1.	11000	ليتبت	12002 1 . 1	1
max 1.00e-000																							
min: -1.00e+000							_	3															
	Burne	, hppp,	1.1.18	9 I.e	1, 19990,	h h h h	4999		1040. 1 . I		0.1.1.1.	1. 7990	d a faith	, jappo, ,		1090.1	dala	10000 .	data.	11000	did.	19991.1	
max: 1.00e+000																							
mit: -1.00e+000																							
	Burne	1990, 1.	J.J.	¥	1. 3000.	hini	4000.11	ليبيد	\$940, 1111		0.1.1.	1. 7990	di di di	, jappo, ,		9090.1	dist.	10000	date.	11000	1111	120001-1	
max: 9.45e-001 Sum		_		$\square$											5			5					1
mit: -9.52e-001		_			L		0				-					1	_					-	
	0.1.1.1.1.2	, 19990,	1.1.14	¥	1, 3990.	1.1.1.	4000.11	1.1.1	990. L.L		0.1.1.1.	1. 7990	dini i	, japogo, ,	inte	9999.1	date	19990	L.L.	119001		12909 1 . 1	
max: 9.50e-001 Cout		_	_		Л	_	_		Л	5			-	_	in	5	1		-		$\square$	5	]
min: -9.50e-001		L				L	1						L	1									
	Burne	1996, 1	1,1,1	4.1.1.	1, 19990,	Lilil.	4000.1.	1.1.1	4040, 1., I		0.1.1.1.	1. 17990	Intel	, jappo, ,	int.	1050.1	dicto	100001	1.1.	194001	date	12000 1 . 1	
max: 9.80e-022 Clock 0	11	1		1	_			1	-	1		-		-	1		-	_				1	
min: 3.80e-023		1	-		-	hand	1	1		1	-		1			hand		-	1	_		hand	
	Q.1.1.1.1.*	19990. 1	1.1. 2		1, 3000,	tetete	4000.1.1	L.L.	5090, 1, 1	-1. 1600	0,1,1,1,1	7990	date!	. 18990, 1	rist.	9090.1	del e	12000 1	Lala.	119001	date	12000 1 + 1	
max: 9.80e-022 Clock 1					1		1																-
min: 3.80e-023	Lund	-	1		1	1	1	-		-		1	-	-		-	_		-	-	1	-	
Long a second	0.1.1.1.1.*	. 1999	444	99,1,1,1,	1, 13992.	1.1.1.	142920.1.1	البنية	990, 1, 1	- I - 1593	0.1.1.	1	datat.	. 19990. 1		9090.1	ditte	10900 1.	l.l.	120001	data	12999 1 . 1	
Clock 2	1			1	-	11					-	-	11		-	1	-	-		-			
mn: 3.80e-023		1	The second second		-		Terret	1	-	Inc				-	-	lana		-	-	-	-		ñ
mar: 0.80a.022	Billine.	1996.1.	1.1.19	94.1.1.1.	1, 1999.	THE REAL	19999-1-1	Intre	9990-1-1	.1. 599	V. I. I.	1.1046	di di di di	. 19996. 1	al de la	10040-1	a want	10000	1.1.	1,0001		9991.1	
Clock 3									1								-				+		
mn 3 20e-023	-	_	Annal		-		Internal	1	1		1			1			hand		_				

Fig. 10. Full Adder Simulation Outcomes

#### C. Half Subtractor

Half subtractor is a combinational logic circuit that subtracts two digits and produces a Difference (D) bit and a Borrow (B) bit as output. The design of a half subtractor includes one XOR gate, one AND gate and one NOT gate. The XOR gate used in this design is our proposed XOR which makes the circuit compact.

The design layout of half subtractor is shown in Fig. 11, which is implemented by one XOR gate and one AND gate.

The design consists of only 16 cells and circuit area is 29612.86 nm<sup>2</sup>. The simulation results of half subtractor circuit is shown in Fig. 12. The logic implementation of half subtractor Difference and Borrow can be represented as in equation 9 and 10 respectively.  $Difference = A'B + AB' = A \bigoplus B$  (9)

 $Borrow = A'B \tag{10}$ 

ΓABLE IV.	Half Subtractor input and output vectors

		<b>_</b>	L				
Inj	put	Output					
А	В	Diff	Borr				
0	0	0	0				
0	1	1	1				
1	0	1	0				
1	1	0	0				



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.429 Volume 8 Issue V May 2020- Available at www.ijraset.com



Fig. 11. Half Subtractor QCA Layout



Fig. 12. Half Subtractor Simulation Outcomes

#### D. Full Subtractor

Full Subtractor is a combinational logic circuit that subtracts three inputs and produces a Difference (D) bit and a Borrow (B) bit as output. The design layout of full subtractor is shown in Fig. 13, which is implemented by one XOR gate, one majority voter and one inverter. Using our previously designed XOR gate in QCA we now design a full subtractor. The design consists of only 32 cells and circuit area is 40138.16 nm<sup>2</sup>. The simulation results of full subtractor circuit is shown in Fig. 14. The logic implementation of full subtractor difference and borrow can be represented as in equation 11 and 12 respectively

$Difference = (A \oplus B) \oplus C$	
Borrow = A'B + BC + A, C	

(11)	
(12)	

#### Table V. Full Subtractor input and output vector

	Input	Output				
	input	Sulput				
А	В	C	Diff	Borr		
0	0	0	0	0		
0	0	1	1	1		
0	1	0	1	1		
0	1	1	0	1		
1	0	0	1	0		
1	0	1	0	0		
1	1	0	0	0		
1	1	1	1	1		



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.429 Volume 8 Issue V May 2020- Available at www.ijraset.com



Fig. 13. Full Subtractor QCA Layout

The simulation results of full subtractor circuit is shown in Fig. 14. We see a minute latency of 0.5 in the output of Difference, but no latency in Borrow.

B. 1. 1. 1. 1.	1, 11990, 1, 1,	1. 2990. 1.	1.1.1. 3990,	Beliefe	4990, 1 . 1	5090,	ال المالية	290.1.1	1, 17990,	1.1.1.	18000.1.	المنبية	992	1111	10000 1		111900 1		112
																			_
Our	1. 1990	1. 2090. 1.	ltoso,	Relate	4000 1		intern la	290. 1.1.1	1. 17930.	Intels	11000.1		£92	mail	10900	dist.	12900 1	1.1.1	11
											1				_				
Burn	1. 11990. 1. 1.	1. 2990. 1.	1.1.1 12090	Sec. 1	4990.1.1		ik	290.1.1	1. 17930.	and set of a	10000		<u>992</u>	1.1.1	10000 1	1.1.	12900		19
S.L.L.L.	1. [1990	1. 2000. 1.		BALLER	4000			999.1.1	1. 17990.	L.L.L.	10000.1	hunk	992	I.I.I	10900	1.11.	112900 1	1.1.	lt:
	-			F	1		5	1		F	7	7		6	5	1			
					. 1								1						_
C. L.L.L.	1. [1990. 1. 1.	1. 2000. 1.	1.1. 19990	BULL	4000.1.1	15090.	1.1.1.1.10	090.1.1	1. 11040.	L.L.L.	10000. 1	R	pq0	i.i.d	10900	Lab.	12900	1.1.	Įt,
						1	ſ	7			15	_	5	1				1	
									77							1	_	1	Γ
B. L.L.L.	. [1090. L. L.	1. 2000. 1.		(also	4990	15090.		190.1.1	1. 17990.	1.11.12	18000. 1	k	990	1.1.1	10900 .	Labo	12900 1		lt
T	1	1 []	1	T	71		1	1	1	11	1	T			1		1	T	_
	11				11			I		LI	1	II		1	1			1	
le	1. [1090	1. 12090	1.1. 1000	Sec. 1	4000			090.1.1	1. 17990.	Lutute	10000, t	k	990. L.	1.1.1	10000 .	Inde	12900 1	1.1.	lt:
		1	1			T	1		1	1	T		1	1		1	1	1	T
S	1. 11000	1. 19990		8.1.1.L	4000		k	990	1. 17990.		18000	التبييا	590. L.	لينبيه	10000 1		111900 1		it:
11	11	T	E V	1	T			17	1	TT	1	1 1	1	1	1	1	1	1	_
								T				T							
Burn	1. 11990	1. 12090. 1.	1.1.1.13930.	P.1.1.	4000.1.1	15090.		999, 1 . 1	1. 17990.	Induda	10000.1		P92. 1.	1.1.1	10900 .	Lat.	112900 1		lt:
1	11	( )	1	1	1	T	1		1	1	T		-			T	1	T	T

Fig. 14. Full Subtractor Simulation Outcomes

#### V. COMPARITIVE STUDY OF PROPOSED CIRCUITS

In this section, efficiency of the proposed structure are assessed by comparing their cell counts and area usage with those of existing designs. The results obtained after simulations done in QCADesigner ver. 2.0.3.In this study, we implement a compact design of half adder, full adder, half subtractor and full subtractor with fewer cells and less used area. The complexity parameters such as cell count, area consumption of the QCA circuit have been calculated with the help of QCA Designer 2.0[22]. Energy dissipation parameters have been calculated using QCADesigner-E software developed at the University of Bremen[23].

#### A. Specifications Of Our Designs

In this subsection we present the specifications of our proposed circuits. The specifications include complexity parameters such as cell count, area consumption and energy dissipation parameters such as Sum\_Bath which is the total energy dissipation of the circuit.

Circuit	Cell	Area	Delay	Sum_Bath
	Count	(nm2)		
XOR[21]	9	39457.41	0	1.84e-002 eV
				(Err:1.86e-003 eV)
Half Adder	17	24307.76	0	1.94e-002 eV
				(Err: 2.08e-003 eV)
Full Adder	32	39071.46	0.5	2.91e-002eV
				(Err: 3.04e-003 eV)
Half	16	29612.86	0	1.94e-002 eV
Subtractor				(Err: 2.10e-003 eV)
Full	32	40138.16	0.5	2.63e-002eV
Subtractor				(Err: 2.74e-003 eV)

Toble VI	Dagian	amagifigation	of mromoco	d airconita
rable vr.	Design	specification	of propose	u circuits



Volume 8 Issue V May 2020- Available at www.ijraset.com

#### B. Comparison of Full Adders

TADLE	vii. Compa	Comparison of QCA I				
Author	Cell Count	Area (um2)	Delay			
[1]	93	0.09	5			
[2]	59	0.043	4			
[3]	41	0.03	4			
[4]	82	0.07	1			
Proposed	32	0.02	0.5			

#### TABLE VII. Comparison of QCA full adders

TABLE VIII. Energy dissipation parameter comparison of full adders

Author	Sum_Bath (eV)	Avg_Bath(eV)
[1]	3.52e-02	3.20e-03
	(Err: -3.08e-03)	(Err: -2.80e-04)
[2]	3.16e-02	3.97e-03
	(Err: -1.93e-03)	(Err: -1.75e-04)
[3]	3.00e-02	2.73e-03
	(Err: -2.87e-03)	(Err: -2.61e-04)
Proposed	2.91e-002 eV	2.64e-003 eV
	(Err: 3.04e-003 eV)	(Err: 2.77e-004 eV)

#### C. Comparison of Full Subtractors

TABLE IX. Comparison of QCA full subtractors

Author	Cell Count	Area (um2)	Delay
[5]	136	0.168	5
[6]	52	0.039	4
[7]	233	0.132	4
[8]	272	0.44	1
Proposed	32	0.01	0.5

 TABLE X.
 Energy dissipation parameter comparison of full subtractors

		1
Author	Sum_Bath(eV)	Avg_Bath(eV)
[5]	7.46e-02	6.78e-03
	(Err: -7.27e-03)	(Err: -6.61e-04)
[6]	2.28e-02	2.07e-03
	(Err: -2.26e-03)	(Err: -2.05e-04)
[7]	4.91e-02	4.46e-03
	(Err: -3.80e-03)	(Er: -3.45e-04)
[8]	6.35e-03	5.77e-04
	(Err: -6.97e-04)	(Er: -6.33e-05)
Proposed	2.63e-002 eV	2.39e-003 eV
	(Err: 2.74e-003 eV)	(Err: 2.49e-004 eV)

1) Sum\_Bath: Total energy dissipation

2) Avg\_Bath: Average energy dissipation per cycle



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.429 Volume 8 Issue V May 2020- Available at www.ijraset.com

#### VI. CONCLUSION

Quantum-dot cellular automata (QCA) is approaching nanotechnology with excellent possibilities to lend tiny circuits with moderate energy dissipation in comparison with CMOS technology. Compact and efficient designs of half adder, full adder, half subtractor and full subtractor have been presented in this paper. It uses less area and energy dissipation using XOR gate and majority gate as a raising block. Implemented circuits were reproduced and validated by employing the QCADesigner tool version 2.0.3 [22]. An analogy of several similar circuits, cell count, area and energy dissipation was discussed in this paper. The comparative study confirms that the designed QCA circuitry has improvement analyzed to other prevailing ones.

#### REFERENCES

- S. Angizi, E. Alkaldy, N. Bagherzadeh, and K. Navi, "Novel robust single layer wire crossing approach for Exclusive OR Sum of Products logic design with Quantum-dot Cellular Automata," Journal of Low Power Electronics, vol. 10, no. 2, pp. 259–271, 2014.
- [2] D. Abedi, G. Jaberipur, and M. Sangsefdi, "Coplanar Full Adder in Quantum-Dot Cellular Automata via Clock-Zone-Based Crossover," IEEE Transactions on Nanotechnology, vol. 14, no. 3, pp. 497–504, 2015.
- [3] S. R. Heikalabad, M. N. Asfestani, and M. Hosseinzadeh, "A full adder structure without cross-wiring in quantum-dot cellular automata with energy dissipation analysis," Te Journal of Supercomputing, vol. 74, no. 5, pp. 1994–2005, 2018.
- [4] A. Chudasama, T. N. Sasamal and J. Yadav, An efficient design of Vedic multiplier using ripple carry adder in Quantum-dot Cellular Automata, Comp. and Elec. Engineering. 65 (2017), 527-542.
- [5] H. Dallaki and M. Mehran, "Novel subtractor design based on quantum-dot cellular automata (qca) nanotechnology," International Journal of Nanoscience and Nanotechnology, vol. 11, no. 4, pp. 257–262, 2015.
- [6] M. Hayati and A. Rezaei, "Design of novel efcient adder and subtractor for quantum-dot cellular automata," International Journal of Circuit Teory and Applications, vol. 43, no. 10, pp. 1446–1454, 2015.
- [7] S. Karthigai Iakshmi, G. Athisha, M. Karthikeyan, and C. Ganesh, "Design of subtractor using nanotechnology based QCA," in Proceedings of the 2010 IEEE International Conference on Communication Control and Computing Technologies, ICCCCT 2010, pp. 384–388, October 2010.
- [8] E. Ganesh, L. Kishore, and M. Rangachar, "Implementation of quantum cellular automata combinational and sequential circuits using majority logic reduction method," International Journal of Nanotechnology and Applications, vol. 2, no. 1, pp. 89– 106, 2008.
- [9] Lent, C. S., Tougaw, P. D., Porod, W., and Bernstein, G. H. (1993). "Quantum cellular automata." Nanotechnology, 4(1), 49.
- [10] Jing Huang, Mariam Momenzadeh, Luca Schiano, Marco Ottavi, and Fabrizio Lombardi. Tile-based qca design using majority-like logic primitives. ACM Journal on Emerging Technologies in Computing Systems (JETC), 1(3):163–185, 2005.
- [11] M Momenzadeh, J Huang, M Ottavi, N Park, and F Lombardi. Com- puting with grids of qca cells. Technical report, Internal report, 2004.
- [12] Charles G Smith. Computation without current. Science, 284(5412):274–274, 1999.
- [13] Santanu Santra and Utpal Roy. Design and optimization of parity generator and parity checker based on quantum-dot cellular automata. World Academy of Science, Engineering and Technology International Journal of Computer, Information, Systems and Control Engineering, 8(3), 2014.
- [14] M Mustafa and MR Beigh. Design and implementation of quantum cellular automata based novel parity generator and checker circuits with minimum complexity and cell count. 2013.
- [15] Firdous Ahmad and G Bhat. Novel code converters based on quantum- dot cellular automata (qca). International journal of Science and Research, 3(5):364– 371, 2014.
- [16] Craig S Lent and P Douglas Tougaw. A device architecture for computing with quantum dots. Proceedings of the IEEE, 85(4):541-557, 1997.
- [17] Dipanjan Sengupta and Resve Saleh. Generalized power-delay metrics in deep submicron cmos designs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 26(1):183–189, 2006.
- [18] Mohammad Berarzadeh, Somaye Mohammadyan, Keivan Navi, and Nader Bagherzadeh. A novel low power exclusive-or via cell level-based design function in quantum cellular automata. Journal of Computational Electronics, 16(3):875–882, 2017.
- [19] Gurmohan Singh, RK Sarin, and Balwinder Raj. A novel robust exclusive-or function implementation in qca nanotechnology with energy dissipation analysis. Journal of Computational Electronics, 15(2):455-465, 2016.
- [20] Manisha G Waje and PK Dakhole. Design and simulation of new xor gate and code converters using quantum dot cellular automata with reduced number of wire crossings. In 2014 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2014], pages 1245–1250. IEEE, 2014
- [21] Mehrdad Poorhosseini and Ali Reza Hejazi. A fault-tolerant and efficient xor structure for modular design of complex qca circuits. Journal of Circuits, Systems and Computers, 27(07):1850115, 2018.
- [22] A. N. Bahar, S. Waheed, N. Hossain, and M. Asaduzzaman, "A novel 3-input XOR function implementation in quantum dot-cellular automata with energy dissipation analysis," Alexandria Engineering Journal, vol. 57, no. 2, pp. 729–738, 2017
- [23] Ismail Gassoumi, Lamjed Touil, Bouraoui Ouni, and Abdellatif Mtibaa. An ultra-low power parity generator circuit based on qca technology. Journal of Electrical and Computer Engineering, 2019, 2019.
- [24] Walus, K., Dysart, T.J., Jullien, G.A. and Budiman, R.A., 2004. QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata. IEEE transactions on nanotechnology, 3(1), pp.26-31.
- [25] F. Sill Torres, R. Wille, P. Niemann, and R. Drechsler, "An energy-aware model for the logic synthesis of quantum-dot cellular automata," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 37, no. 12, pp. 3031-3041, Dec. 2018











45.98



IMPACT FACTOR: 7.129







# INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24\*7 Support on Whatsapp)