



iJRASET

International Journal For Research in
Applied Science and Engineering Technology



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 3

Issue: VII

Month of publication: July 2015

DOI:

www.ijraset.com

Call: ☎ 08813907089

E-mail ID: ijraset@gmail.com

A Current Sharing Method for Paralleled DC-DC Converter with Parameter Estimation

Visampally Jyothirani¹, Durgam Kumara Swamy², Boini Rajendar³
^{1,2,3}Dept. of EEE, SVS Institute of Technology, Warangal, Telangana, India

Abstract—In this paper, a new current sharing technique on a general case of N paralleled DC-DC boost converters is presented. The proposed optimization is based on the knowledge of individual boost parameters. Every loss through the structure are modeled by equivalent resistors. Using an accurate online estimation of those resistors, the losses through each individual converter can be determined. Then, a new current sharing scheme is defined aiming to maximize the global efficiency of the overall structure. To verify the proposed method, simulations and experiments have been realized on a three-parallel boost converters structure.

Index Terms—Boost converters, current-sharing, parallel converters, parameter estimation.

I. INTRODUCTION

PARALLELING dc-dc converters is widely used since it leads to many desirable features [1]. First, paralleling dc-dc converters allows a reduction of the size of components, especially inductive ones. It also reduces stress among individual converters by segmenting the total power, leading to a better global efficiency. Furthermore, this leads to an enhanced reliability, and allows possible reconfigurations when one or more of the paralleled modules present malfunctioning. In nonisolated applications, the boost converter is one of the most used since it is well known and allows good efficiency. In this paper, an N parallel boost converters structure with one output capacitor is considered, as shown in Fig. 1. A good reliability of energy conversion is always needed. By diagnosing the fault in its early stages, the reliability of the power conversion system can be increased significantly [2]. To achieve this, it is very interesting to develop an efficient online parameter estimation. Many parameter estimation techniques have already been proposed for dc-dc boost converters. For example, in [3] and [4] a method to estimate inductance, capacitor, capacitor serial resistance, and load is presented. One of the main disadvantages of the proposed technique, as for those proposed in [5] and [6], is that it requires a sampling frequency much higher than switching frequency. For the present application, the sampling frequency is kept equal to the switching frequency. For this reason, Shahin *et al.* In most of the literature, the current repartition is only designed in order to allow the system to work. However, as it will be underline in this paper, the repartition can influence on the global structure efficiency. Classically, this is not taken into account. In this aim, the new sharing scheme proposed in this paper allows us to maximize the global efficiency of the overall structure.




Fig. 1. N parallel boost converters structure with one output capacitor.

II. STRUCTURE MODELING AND ESTIMATION

A. Model Of The Structure

The system consists in N parallel boost converters with one output capacitor as shown in Fig. 1. The considered modeling equations (1a) and (1b) are a direct application of Shahin *et al.*

$$\left\{ \begin{aligned} C_o \frac{dV_o}{dt} &= \sum_{k=1}^N (1 - d_k) i_k - i_{\text{Load}} - \frac{V_o}{R_p} \end{aligned} \right. \quad (1b)$$

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

functions following (5) are defined as

$$\begin{cases} V(\hat{r}_{sk}) = \frac{1}{2} (\hat{P}_{outk} - P_{outk})^2 \\ V(\hat{R}_p) = \frac{1}{2} (\hat{i}_d - i_d)^2 \end{cases} \quad (5)$$

For a positive input power, their derivative can be expressed through (6)

$$\begin{cases} \dot{V}(\hat{r}_{sk}) = (\hat{P}_{outk} - P_{outk}) \frac{d(\hat{P}_{outk} - P_{outk})}{d\hat{r}_{sk}} \frac{d\hat{r}_{sk}}{dt} \\ \dot{V}(\hat{R}_p) = (\hat{i}_d - i_d) \frac{d(\hat{i}_d - i_d)}{d\hat{R}_p} \frac{d\hat{R}_p}{dt} \end{cases} \quad (6)$$

The derivatives of Lyapunov functions (6) can be simplified in view of (2) and (4), leading to (7)

$$\begin{cases} \dot{V}(\hat{r}_{sk}) = -\lambda_{sk} (\hat{P}_{outk} - P_{outk})^2 \leq -2\lambda_{sk} V(\hat{r}_{sk}) \\ \dot{V}(\hat{R}_p) = -\lambda_p (\hat{i}_d - i_d)^2 \leq -2\lambda_p V(\hat{R}_p) \end{cases} \quad \forall \lambda_{sk}, \lambda_p > 0 \quad (7)$$

Then, by choosing those two parameters positive, it is demonstrated that the estimation errors exponentially converge to 0.

III. CONTROL DESIGN

To ensure the control of the structure, it has been decided to design a two-loop control scheme. A first controller enables voltage regulation through energy control. It is based on flatness control method. A second-loop controller, based on sliding method, ensure the current regulation for each individual converter. The proposed control strategy ensures asymptotic stability, robustness against parameter variations, and high dynamics regulation. A block schematic of the entire control is given in Fig. 2.

A. Energy Control Loop Based On Flatness

Flatness was firstly defined by Fliess *et al.* using the formalism of differential algebra. It has been decided to indirectly control the output voltage V_o by regulating the energy E (8) stored in the capacitor C_o . As detailed in and, it is possible to demonstrate that E is a flat output for the considered system in view of (1a) and (1b)

$$E = \frac{1}{2} C_o V_o^2. \quad (8)$$

To obtain a relationship between the input current references i_{refk} and the flat output system E , the derivative $\dot{E}$ is considered as

$$\dot{E} = P_{out} - P_{Load} - \frac{V_o^2}{R_p}. \quad (9)$$

To ensure reference tracking, a second-order control law as (10) is proposed to cancel the static error

$$(\ddot{E}_{ref} - \ddot{E}) + 2\xi_E \omega_{nE} (\dot{E}_{ref} - \dot{E}) + \omega_{nE}^2 \int (E_{ref} - E) dt = 0. \quad (10)$$

The power P_{out} is given as follows:

$$P_{out} = P_{in} - \sum_{k=1}^N r_{sk} \left(\alpha_k \frac{P_{in}}{V_{in}} \right)^2. \quad (11)$$

The parameters α_k are power repartition coefficients. In the next section, a new current-sharing scheme aiming to maximize the overall efficiency will be detailed as a function of the parameters α_k . However, in order to transfer the needed power through the structure, repartition coefficients must follow:

$$\sum_{k=1}^N \alpha_k = 1 \Rightarrow \alpha_N = 1 - \sum_{k=1}^{N-1} \alpha_k. \quad (12)$$

Finally, current references are deduced from (13). Parameter P_{ref} in of this equation will be defined in Section IV

$$i_k^{ref} = \alpha_k \frac{P_{ref}}{V_{in}}. \quad (13)$$

B. Current Loops Design—A Sliding Approach

To ensure current regulation, it has been decided to design a sliding-based controller as used in. Sliding based control allows robust regulation and has been detailed in. It has already been applied on the case of paralleled boosts in [28] where robustness against

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

inductor variations is underlined and guaranteed. For each individual boost converter, the sliding surface S_k is defined as follows:

$$S_k = (i_k - i_k^{\text{ref}}) + K_{i_k} \int (i_k - i_k^{\text{ref}}) dt. \quad (14)$$

The current i_k will follow its reference i_k^{ref} if the derivative of the surface S_k verify

$$\dot{S}_k = -\lambda_{i_k} S_k. \quad (15)$$

Equations (14) and (15) can be expressed as

$$\dot{\epsilon}_k + (K_{i_k} + \lambda_{i_k}) \epsilon_k + K_{i_k} \lambda_{i_k} \int \epsilon_k dt = 0 \quad (16)$$

where K_{i_k} and λ_{i_k} are the current regulation parameters and $\epsilon_k = (i_k - i_k^{\text{ref}})$. Comparing (16) with a second-order law, it is

TABLE I
REGULATION PARAMETERS

	Parameter	Value
Energy Control Loop	ξ_E	0.7
	ω_{n_E}	100 rad/s
Current Regulation	K_{i_k}	2000 rad/s
	λ_{i_k}	2000 rad/s
	ω_{i_k}	2000 rad/s

possible to express current regulation pulsation ωI as

$$\omega_{I_k}^2 = K_{i_k} \lambda_{i_k}. \quad (17)$$

By combining (1) and (15), it is possible to determine the equivalent duty cycle $d_{k,q}$ allowing a good reference tracking

$$d_{k,q} = 1 + \frac{1}{V_o} \left[r_{s_k} i_k - V_{in} + L_k \left(-\lambda_{i_k} S_k + \frac{di_k^{\text{ref}}}{dt} - K_{i_k} (i_k - i_k^{\text{ref}}) \right) \right]. \quad (18)$$

C. Regulation Parameters

For simulations and experimental validation, the switching frequency is set to $f_s = 20$ kHz. Table I shows parameters of the controllers. Parameters ω_{i_k} are chosen in order to verify (19) which is necessary to ensure the validity of the used mean model. In a two-loop control scheme, dynamics of the regulation must be separated, then ω_{nE} is chosen in order to satisfy

$$\begin{cases} \omega_s = 2\pi f_s \gg \omega_{i_k} & (19a) \\ \omega_{i_k} \gg \omega_{n_E}. & (19b) \end{cases}$$

IV. REFERENCE POWER REPARTITION METHOD

By combining (9) and (11), the energy regulation gives the expression (20) of the total input power reference P_{ref} in as a function of repartition parameters α_k , with $P_{\text{ref out}}$ calculated from (9) as shown in Fig. 2

$$P_{\text{in}}^{\text{ref}} = \frac{V_{\text{in}}^2 - \sqrt{V_{\text{in}}^4 - 4 * P_{\text{ref out}}^{\text{ref}} \left(\sum_{k=1}^N \alpha_k^2 r_{s_k} \right)}}{2 \left(\sum_{k=1}^N \alpha_k^2 r_{s_k} \right)}. \quad (20)$$

Then, a new method to split the power between the parallel boost converters is presented. The proposed repartition aims to maximize the global efficiency of the structure. Indeed, it is possible to demonstrate that there is a unique point which minimizes the total input power reference $P_{\text{ref in}}$. This can be seen in Fig. 3, where total input power is presented as a function of power repartition parameters on the case of three-parallel boost converters with the same parameters as used in Section V. Only two coefficients appear in this figure, while it is about a three-parallel boost converter structure; the third one is indeed directly imposed from (12). As an example, in this case the minimum value differ from equal repartition possibility. Then, the interest of the

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

proposed method appears easily compared to the most used currentsharing technique. Therefore, it is needed to determine the repartition parameters α_k , so that the input power reference P_{refin} is minimum for a given load reference P_{refout} . In view of (12), P_{refin} is a function of $N - 1$ parameters. Minimizing this reference power leads to solve

$$\left\{ \frac{\partial P_{in}^{ref}}{\partial \alpha_k} = 0, \quad k = \{1, N - 1\} \right. \quad (21)$$

The optimal values of parameters α_k minimizing the input reference power can be expressed as (22), presenting the advantage to be quite simple and so easily implementable. Under low power, parameters r_{sk} can not be precisely defined (they tend to infinite for zero current). In this case, it is chosen to stop $N - 1$ converters and uses only one

$$\alpha_k^{opt} = \frac{\prod_{j=1, j \neq k}^N r_{sj}}{\sum_{i=1}^N \prod_{j=1, j \neq i}^N r_{sj}} \quad (22)$$

Then, knowing parameters α_k , the input power reference is calculated from (20) so that it is possible to find current references for each individual converter as (13). If the parallel converters have strictly the same parameters, the proposed repartition leads to equal current references $\alpha_k = 1/N$. The main interest in the proposed method appears when one converter or more present a lower efficiency compared to the others (resulting in differences on the estimated parameters r_{sk}). In this case, the proposed repartition leads to a lower current reference for the less efficient converter, leading to a benefit on the global efficiency. Finally, before presenting simulation and experimental validation let's underline requirements for practical application of the proposed method. First, while measuring some precautions must be taken into account but such requirements are among the classical thematic of digital control, and the proposed technique does not require more accurate measurement than classically used for controlling similar power conversion structures. Second, in term of computational resources, it is obvious that this current-sharing strategy requires more than a simple equal sharing. However, additional calculations are quite simple and the additional required computation time is not important. Then, in most of the cases, implementing the proposed technique will not require to be changed the digital controller for an improved one.




Fig. 3. Input power function of power repartition coefficients for an imposed load of 620 W.

TABLE II
EXPERIMENTAL PARAMETERS

Parameter	Value
L_k	$600\mu H$
C_o	$1100\mu F$
Semiconductors - Commutation cells	SEMITOP
Resistive load R_{Load}	15.15Ω
V_{in}	48V
V_o^{ref}	100V
Switching/Sampling frequency f_s	20kHz
Serial estimation convergence λ_{sk}	10
Parallel estimation convergence λ_p	10

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

V. SIMULATION RESULTS

Simulation on three-parallel boost converters have been realized to verify the effectiveness of the proposed method. First, the current repartition is set to $\alpha_k = 13$. At time $t = 0.5$ s, the proposed power repartition is enabled. Parameters taken for simulation are the same as those listed in Table II for experimental verification. Serial and parallel resistors of the simulated model are chosen constant for an easier computation. To validate our purpose, the simulated paralleled boost converters on which the proposed control is applied present different efficiencies for each individual converter. This is simulated by imposing $rs1 = 0.39 \Omega$, $rs2 = 0.39 \Omega$, and $rs3 = 1.40 \Omega$ traducing more losses through the third individual converter. This difference between serial resistors is only one modeling of a poorer behavior of the third converter. On a real boost converter, many reasons can lead to such results, as many different losses are taken into account through this resistor (see Section II-A and reference for more details). First, it is ensured that the estimated resistors converge to their simulated values. Then, from (22), it is possible to calculate optimal repartition coefficients as

$$\begin{cases} \alpha_1^{opt} = 0.439 \\ \alpha_2^{opt} = 0.439 \\ \alpha_3^{opt} = 0.122. \end{cases} \quad (23)$$

This results on different current references for each converter. Fig. 5 shows current on the previously described control scheme. Fig. 7 shows the efficiency of the structure. In this figure, the efficiency of the proposed current-sharing scheme can be observed. Indeed, when total power is equally divide through elements ($t < 0.5$ s), efficiency is about 2.4% less than the efficiency with the proposed method. Note that the difference with respect to experimental result comes from the hypothesis that estimated resistors are constant. In practice, those resistors change with respect to the power as well described. This is also the reason why their is no long transitory in simulation, as explained in the experimental part. In view of these results, another advantage of the proposed current sharing can be underlined. As shown in Fig. 5, the proposed repartition leads to a lower current in the less efficient converter. Then, this converter will suffer lower stress than bet-ter converters. Finally, it can be assumed that the proposed current-sharing scheme leads to make uniform ageing of the paralleled modules. Only ageing tests can corroborate this assertion but this aspect will not be treated in this paper. This property should have an effect on the structure health improving its long-term reliability and facilitating its maintenance. For example, a three-parallel boost converter structure can be easily realized using integrated circuits planned for inverters. In this case, the ageing uniformity resulting from the proposed currentsharing scheme, will ensure a replacement of the used module when all the semiconductors are deficient. On the other hand, for classical methods, the replacement can be needed for only one of the converters presenting malfunctioning.




Fig 4 : Simulation model for proposed system




Fig. 5. Simulated average input currents i_k .

International Journal for Research in Applied Science & Engineering Technology (IJRASET)




Fig 6 : Simulation model for proposed system




Fig.7. Efficiency of the structure—Simulation result.


VI. CONCLUSION

A new current-sharing technique on parallel dc–dc boost converters has been presented in this paper. Through online estimation, individual converter losses are deduced and power repartition coefficients are redefined in order to maximize the efficiency of the overall structure. Output voltage and individual input currents are regulated through a two-loop control design based on flatness theory and sliding mode controllers. Compared with the most used current-sharing technique consisting in equal repartition, the proposed method shows its interest when one or more converter in parallel present malfunctioning. In these conditions, the presented method allows a gain in efficiency up to 4.5% in the tested cases, depending on the load power. Another benefit of the proposed repartition is the fact that it leads to uniform ageing between the paralleled elements. This should have an effect on the structure health improving its long-term reliability and facilitating its maintenance. Long-term experimentations are required to attest this last assumption and will be part of future works.

The presented current sharing has been discussed, verified, and tested both by simulation and experiment. The validation has been realized on the case of a three-parallel boost converter structure, but the concept can easily be scaled to any number of phases. Indeed, theoretical study has been led on the general case of N converters in parallel. Practically, each phase will need its own current regulation, its own serial resistor estimation, and the repartition coefficients calculation will require only a few more time as the number of converter increase.

REFERENCES

- [1] A. Altowati, K. Zenger, and H. Koivo, "Modeling and control design of paralleled DC–DC switching converters," presented at the Proc. Int. Conf. Commun., Comput. Power, Sultan Qaboos University, Oman, 2009.
- [2] A. Izadian and P. Khayyer, "Application of Kalman filters in model-based fault diagnosis of a DC–DC boost converter," in Proc. I-36th Annu. Conf. IEEE Ind. Electron. Soc., 2010, pp. 369–372.
- [3] G. Buiatti and A. Amaral, "Parameter estimation of a dc/dc buck converter using a continuous timemodel," in Proc. Eur. Conf. Power Electron. Appl., 2007, pp. 1–8.
- [4] G. Buiatti, A. Amaral, and A. Cardoso, "An online technique for estimating the parameters of passive components in non-isolated DC/DC converters," in Proc. IEEE Int. Symp. Ind. Electron., 2007, pp. 606–610.
- [5] B. Wang, "Early oscillation detection for dc/dc converter fault diagnosis," presented at the AIAA 9th Int. Energy Convers. Eng. Conf., San Diego, CA, USA, 2011.
- [6] Y.-T. Chang and Y.-S. Lai, "Parameter tuning method for digital power converter with predictive current-mode control," IEEE Trans. Power Electron., vol. 24, no. 12, pp. 2910–2919, Dec. 2009.
- [7] A. Shahin, A. Payman, J.-P. Martin, S. Pierfederici, and F. Meibody-Tabar, "Approximate novel loss formulae estimation for optimization of power controller of DC–DC converter," in Proc. 36th Annu. Conf. IEEE Ind. Electron. Soc., 2010, pp. 373–378.



10.22214/IJRASET



45.98



IMPACT FACTOR:
7.129



IMPACT FACTOR:
7.429



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089  (24*7 Support on Whatsapp)