



iJRASET

International Journal For Research in
Applied Science and Engineering Technology



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 8 Issue: VII Month of publication: July 2020

DOI: <https://doi.org/10.22214/ijraset.2020.30290>

www.ijraset.com

Call:  08813907089

E-mail ID: ijraset@gmail.com

Design of High Speed Sequence Detector using Verilog

Bejagam Divya¹, Somashekar Malipatil², R. Madhuri Muddapu³

¹M.Tech Scholar, Department of Electronics and Communication Engineering, Malla Reddy College of Engineering, Hyderabad, India

²Assistant Professor, Department of Electronics and Communication Engineering, AVN Institute of Engineering & Technology, Hyderabad

³Scientist 'C', Department of Electronics and Communication Engineering, Defence Research and Development Organization, RCI, Hyderabad

Abstract: There is an enormous usage of sequence detectors in digital circuits as it is the basic function and it became essential in most of the digital systems counting ALU, microprocessors and DSP. Sequential circuit's works on a clock cycle which may be synchronous or asynchronous. Sequential circuits use current inputs and previous inputs by storing the information and putting back into the circuit on the next clock cycle. This paper presents the high speed Sequence Detector in Verilog, which is a sequential state machine used to detect consecutive bits in a binary string. The flip-flops help to detect the pattern in the given string. The Sequence Detector gives for some particular sequence of inputs and outputs, whenever the desired sequence has found. And this paper shows a great vision on the design analysis of sequence detector using Verilog. The delay (1.045ns) minimized. The proposed architecture of sequence detector is synthesized in Xilinx ISE14.7.

Keywords: Sequence detector, sequential circuits, flip-flop, delay, Verilog, Mealy machine and Xilinx ISE14.7.

I. INTRODUCTION

FSM is a mathematical model of computation. It is an abstract machine that can be in exactly one of a finite number of states at any given time. The FSM can change from one state to another in response to some external inputs; the change from one state to another is called a transition. An FSM is defined by a list of its states, its initial state, and the conditions for each transition. Finite state machines are of two types - deterministic finite state machines and non-deterministic finite state machines. A deterministic finite-state machine can be constructed equivalent to any non-deterministic one.

The behaviour of state machines can be observed in many devices in modern society that perform a predetermined sequence of actions depending on a sequence of events with which they are presented. Simple examples are vending machines, which dispense products when the proper combination of coins is deposited, elevators, whose sequence of stops is determined by the floors requested by riders, traffic lights, which change sequence when cars are waiting, and combination locks, which require the input of combination numbers in the proper order. The finite state machine has less computational power than some other models of computation such as the Turing machine.

II. PROPOSED WORK

A sequence detector is a sequential state machine. Sequential circuit's works with respect to a clock cycle which may be synchronous or asynchronous. The figure shows a basic diagram block of sequence detector. Sequential circuits use current inputs and previous inputs by storing the data and putting back into the circuit on the next clock cycle.




Figure 1: Block Diagram of Sequence Detector.

A. Finite State Machine (FSM)

A FSM is a model it is used to design sequential logic circuits. It is considered as an abstract machine that can be in one of a finite number of states. The machine is accessible in only one state at a time; the state it is in at any given time is called the current state. It can change from one state to another state when the triggering event or condition is introduced into the machine, this is called a transition. A specific FSM is well-defined by a list of its states, and the triggering condition for each transition. It can be implemented using models like Mealy machine and Moore machine. For this expt., we will use Mealy machine model implementation.

B. Types Of Sequence Detector

There exist basically two types of sequence detectors.

That are:

- 1) *Overlapping Sequence Detector*: In a sequence detector that allows overlap, the final bits of one sequence can be the start of another sequence.
- 2) *Non-Overlapping Sequence Detector*: The sequence detector with no overlap allowed resets itself to the start state when the sequence has been detected.

C. Flip-flop

A flip-flop or latch is a circuit that has two stable states and it can be used to store state data. A flip-flop is a bistable multivibrator. The circuit can be made to change state by signals applied to one or more Control inputs and will have one or two outputs, one for the normal value and one for the complement value of the stored bit. Memory elements in any sequential circuit are usually flip-flops.

D. Sequence Detector

Suppose a sequence detector is to be designed to detect a sequence 1101.

Then the state diagram will be:




Figure 2: State Diagram of Sequence Detector.

Note that this state diagram is considering overlap i.e. if we have input 1101101 we will have output 0001001.

For same input, non-overlap case will have output 0001000. Either cases are correct but we will consider only overlap case henceforth.

III. SYNTHESIS RESULTS




Figure 3 : Top Module of Sequence Detector.




Figure 4 : Technology Schematic of Sequence Detector.




Figure 5 : LUT Schematic of Sequence Detector.




Figure 6 : LUT Equation of Sequence Detector.




Figure 7 : LUT Truth table of Sequence Detector.




Figure 8 : LUT karnaugh map of Sequence Detector.




Figure 9 : Top RTL Schematic of Sequence Detector.




Figure 10 : RTL Schematic of Sequence Detector.

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slice Registers	4	44800	0%
Number of Slice LUTs	4	44800	0%
Number of fully used LUT-FF pairs	0	8	0%
Number of bonded IOBs	4	640	0%
Number of BUFG/BUFGCTRLs	1	32	3%

Table 1: Device Utilization of Sequence Detector.

A. Final Register Report

Macro Statistics

Registers : 4
Flip-Flops : 4

B. Cell Usage

BELS : 4
INV : 1
LUT2 : 3
FlipFlops/Latches : 4
FDC : 4
Clock Buffers : 1
BUFGP : 1
IO Buffers : 3
IBUF : 2
OBUF : 1

C. Timing Summary

Speed Grade: -1

Minimum period: 1.045ns (Maximum Frequency: 956.938MHz)

Minimum input arrival time before clock: 1.744ns

Maximum output required time after clock: 3.259ns

Timing Detail:

D. Timing constraint: Default period analysis for Clock 'clock'

Clock period: 1.045ns (frequency: 956.938MHz)

Total number of paths / destination ports: 3 / 3

Delay: 1.045ns (Levels of Logic = 1)

Source: state_reg_FSM_FFd2 (FF)

Destination: state_reg_FSM_FFd1 (FF)

Source Clock: clock rising

Destination Clock: clock rising

Total 1.045ns (0.565ns logic, 0.480ns route)
(54.1% logic, 45.9% route)

Total memory usage is **4568248 kilobytes**

IV. SIMULATION RESULT




Figure 11: Simulation Result of the Sequence Detector.

The results are obtained by simulating the verilog code in Xilinx ISE 14.7.

V. CONCLUSION

The proposed design of sequence detector is synthesized and simulated in Xilinx ISE 14.7. The source code is written in Verilog. As we know Delay is the major factor in VLSI design that limits the performance of any circuit. This paper concentrates more on speed by presenting a simple approach to reduce the delay of sequence detector architecture, which helps in increasing the computational level of calculations. This proposed sequence detector has delay 1.045ns. Sequence detector has extensive variety of applications such as design of Ring counter, Serial Adder, Schmitt trigger.

REFERENCES

- [1] IEEE Standard 1364-2001, IEEE Standard Description Language based on the Verilog Hardware Description Language, 2001.
- [2] Mindek, M., "Finite State Automata and Image Recognition" DATESO 2004, pp 132-143 (2004), ISBN: 80-248-0457-3.
- [3] G. Navarro, R. Baeza-Yates, "Improving an Algorithm for Approximate String Matching.", Algorithmica, 30(4) 2001.
- [4] S.V.Ramasubramanian and Kamala Krithivasan, "Finite Automata and Digital Images", IJPRAI, Vol. 14, No. 4, pp. 501-524, 2000.
- [5] John C.Martin, "Introduction to Languages and Theory of Computation", Third edition, Tata McGraw Hill, 2009.
- [6] Somashekhar, "Design of a Low Power D-Flip Flop using AVL Technique", International Journal of Advanced Research in Computer and Communication Engineering, Vol. 4, Issue 9, September 2015, DOI 10.17148/IJARCCCE.2015.4962.
- [7] Malipatil, Somashekhar, R. Basavaraju, and Praveen kumar Nartam. "Low Power & High Speed Carry Select Adder Design Using Verilog." IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6 (2016): 77-81.
- [8] Divya, Bejagam, Alekhya Bonkuri, Madhavi Bandi, and Somashekar Malipatil. "DESIGN AND VERIFICATION OF LOW POWER AND HIGH SPEED CARRY SELECT ADDER USING VERILOG." International Journal of Creative Research Thoughts (IJCRT), Volume 6, Issue 1 March 2018.
- [9] Malipatil, Mr Somashekhar, And Ashwini Patil. "Design of a Low Power Flip-flop Using MTCMOS Technique in Cadence Tool." International Journal of Ethics in Engineering & Management Education Website: www.ijee.in (ISSN: 2348-4748, Volume 1, Issue 4, April 2014).



10.22214/IJRASET



45.98



IMPACT FACTOR:
7.129



IMPACT FACTOR:
7.429



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089  (24*7 Support on Whatsapp)