



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 9 Issue: VI Month of publication: June 2021

DOI: https://doi.org/10.22214/ijraset.2021.36199

www.ijraset.com

Call: 🕥 08813907089 🔰 E-mail ID: ijraset@gmail.com



Carrier based PD and POD PWM Technique for MLI

B. Ravi Teja¹, Bhavani Prakash², B. Vamsi³

^{1, 2, 3}Department of Electrical and Electronics Engineering, Sasi Institute of Technology and Engineering, Tadepalligudem, Andhra Pradesh, India

Abstract: This paper presents the design of gate drive circuit for controlling of multilevel inverter (MLI) with Phase Disposition (PD), Phase Opposition Disposition (POD) pulse width modulation (PWM) switching control technique. Keywords: POD, PWM, MLI

I. INTRODUCTION

A multilevel inverter (MLI) is a power electronic device which is capable of providing desired alternating voltage level at the output using multiple lower-level DC voltages as an input. Mostly a two-level inverter is used in order to generate the AC voltage from DC voltage. A two-level inverter creates two different voltages for the load i.e., if we provide Vdc as an input to a two-level inverter then it will provide +vdc/2 and -vdc/2 on output. There are several MLI topologies are available three commonly used MLI topologies are:

- 1) Cascaded H-bridge multilevel inverter
- 2) Neutral point clamped multilevel inverter
- 3) Flying capacitor multilevel inverter

MLI have become more attractive due to their advantages over conventional inverters. MLI has main advantages compared with the conventional inverters, the higher voltage capability and the reduced harmonic content in the output waveform due to the multiple dc levels. MLI is now preferred in high power medium voltage applications due to the reduced voltage stresses on the devices. In order, to deliver required voltage and frequency to the load MLI is to be controlled using semiconductor switches. Gating pulses are generated by comparing the reference signal with the carrier wave form. In this method sinusoidal waveform is taken as the reference signal and triangular waveform is the carrier waveform. Gating pulses are generated whenever sine wave value is higher than or equal to the triangular wave value that pass a signal that triggers the gate circuit. Conventional pulse width modulation (PWM) uses one reference waveform and one carrier waveform to generate a gate driving signal. This is the equation used to select the number of carrier waveforms.

Three-level

Carrier waveforms = n-1 where, n= number of levels

Carrier waveforms =2

Selecting three-level as shown in fig.1 and fig.3 simulation results are shown for PODPWM and PODPWM techniques.

A. PDPWM

Three-level as shown see how to generate in MATLAB.




Fig.1 Design model of PDPWM for three-level

In this PD PWM, it requires N-1 number of triangular carriers which are identical and are equally displaced with respect to zero axis as shown in Fig.2.



Volume 9 Issue VI June 2021- Available at www.ijraset.com

1) STEP-1


Open click on MATLAB

HOME PLOTS	APPS				👍 🔓 🗇 🧟 🔁 🕐 Search Documentation 🛛 🔎
New New Open L Compare	Import Save 💆 Open Va Data Workspace 🦉 Clear Wo	riable • 🔂 Run and Time	· · · · · · · · · · · · · · · · · · ·	Help	
FILE	VARIABLE	CODE	SIMULINK ENVIRONMENT	RESOURCES	
	s ADMIN-PC Documents				•
Current Folder	Command fx	Window			Workspace Name Value
					< Command History
Details	~				

2) STEP-2

In order, to design a circuit model we have to select the Simulink model.

Click on Simulink model




An untitled Simulink model will be displayed




International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.429 Volume 9 Issue VI June 2021- Available at www.ijraset.com



3) STEP-3 Click on library browser



That helps us to search the required component from the library drag or click on add to untitled model for assembling the components.

4) *STEP-4*

- For developing in MATLAB these are the components we need
- *a)* Sine wave
- b) Repeating sequence
- c) Mux
- d) Scope
- e) Powergui

Assemble as given in circuit.



International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 7.429

Volume 9 Issue VI June 2021- Available at www.ijraset.com

5) STEP-5

Take these parameter values you can access by double-click on respective component

Sine wave: Frequency= 2*pi*50

Number of	Block Parameters: Sine Wave1 onset samples = mase - samples per period / (2-pi)	×
	mple-based sine type if numerical problems due to running for s (e.g. overflow in absolute time) occur.	î
Parameter	s	
Sine type:	Time based 🔻	
Time (t):	Use simulation time	
Amplitude	:	
1		
Bias:		
0		
Frequency	(rad/sec):	
2*pi*50		
Phase (rad	i):	
0		
Sample tir	ne:	
0		
Interpre	et vector parameters as 1-D	
0		•
0	OK Cancel Help Appl	У

	at a repeating sequence of numbers specified in a table of time- pairs. Values of time should be monotonically increasing.
Parar	neters
Time	values:
[0 1,	/2 1]*[1/1000]
Outp	ut values:
[0 1	0]

	1	untitled *		
	ation Analysis Code Tools Help			
untitled				
	Configuration Parameters: untitled/Configuration (Active)			
•	Simulation time Start time: 0.0	Stop time: 0.02	î	Configuration parameters:
⇒	Solver options			Simulation time:
	Type: Fixed-step	Solver: ode3 (Bogacki-Shampine)	•	
	Fixed-step size (fundamental sample time):	10-5		Start time:0.0 stop time:0.02
	Tasking and sample time options			Solver options-fixed step size:1e-5
	Periodic sample time constraint: Tasking mode for periodic sample times:	Unconstrained	•	In repeating sequence 1 the output values taken [0 1 0]
	Auto Automatically handle rate transition for data transfer			
	Higher priority value indicates higher task priority			In repeating sequence 2 the output values taken [-1 0 -
			U	1] as we can see in below waveform.
	с Ф	OK Cancel Help	Appły	Those are the limits given for repeating sequence

Repeating sequence1:

Output values [0 1 0] Repeating sequence2:

Output values [-1 0 -1]


Time values [0 1/2 1] *[1/1000]

Time values [0 1/2 1] *[1/1000]





In repeating sequence 1 the output values taken [0 1 0]

In repeating sequence 2 the output values taken [-1 0 -1] as we can see in below waveform. Those are the limits given for repeating sequence.




B. PODPWM





In this method, for a 'k' level inverter, 'k-1' carrier signals are used. In POD-PWM all the carrier signals above X axis are out of phase with the below signals by 180° as shown in Fig.4.



II. CONCLUSIONS

In this paper PD, POD pulse width modulation techniques used for latest MLI topologies are designed.

REFERENCES

- [1] Mahbub, M. and Hossain, M.A., 2021, January. Design, Simulation and Comparison of Three-phase Symmetrical Hybrid Sinusoidal PWM fed Inverter with Different PWM Techniques. In 2021 2nd International Conference on Robotics, Electrical and Signal Processing Techniques (ICREST) (pp. 1-5). IEEE.
- [2] Menon, R., Azeez, N.A., Kadam, A.H. and Williamson, S.S., 2020. Study and analysis of the effects of varied PWM techniques and power sharing ratios on the current ripple in open-ended, three-level traction motor drives. IET Electrical Systems in Transportation, 10(2), pp.154-161.
- [3] López, Ó., Álvarez, J., Yepes, A.G., Baneira, F., Pérez-Estévez, D., Freijedo, F.D. and Doval-Gandoy, J., 2019. Carrier-based PWM equivalent to multilevel multiphase space vector PWM techniques. IEEE Transactions on Industrial Electronics, 67(7), pp.5220-5231.
- Gamoudi, R., Chariag, D.E. and Sbita, L., 2018. A review of spread-spectrum-based PWM techniques—A novel fast digital implementation. IEEE Transactions on Power Electronics, 33(12), pp.10292-10307.
- [5] Deepa, K., Kumar, P.A., Krishna, V.S., Rao, P.K., Mounika, A. and Medhini, D., 2017, August. A study of comparative analysis of different PWM techniques. In 2017 International Conference On Smart Technologies For Smart Nation (SmartTechCon) (pp. 1144-1149). IEEE.
- [6] Sahoo, S.K. and Bhattacharya, T., 2017. Phase-shifted carrier-based synchronized sinusoidal PWM techniques for a cascaded H-bridge multilevel inverter. IEEE Transactions on Power Electronics, 33(1), pp.513-524.
- [7] Benanti, S., Buccella, C., Caruso, M., Castiglia, V., Cecati, C., Di Tommaso, A.O., Miceli, R., Romano, P., Schettino, G. and Viola, F., 2016, November. Experimental analysis with FPGA controller-based of MC PWM techniques for three-phase five level cascaded H-bridge for PV applications. In 2016 IEEE International Conference on Renewable Energy Research and Applications (ICRERA) (pp. 1173-1178). IEEE.
- [8] Konstantinou, G., Pou, J., Ceballos, S., Darus, R. and Agelidis, V.G., 2015. Switching frequency analysis of staircase-modulated modular multilevel converters and equivalent PWM techniques. IEEE Transactions on Power Delivery, 31(1), pp.28-36.
- [9] Omer, P., Kumar, J. and Surjan, B.S., 2014, March. Comparison of multicarrier PWM techniques for cascaded H-bridge inverter. In 2014 IEEE Students' Conference on Electrical, Electronics and Computer Science (pp. 1-6). IEEE.
- [10] Dordevic, O., Jones, M. and Levi, E., 2012. A comparison of carrier-based and space vector PWM techniques for three-level five-phase voltage source inverters. IEEE Transactions on Industrial Informatics, 9(2), pp.609-619.
- [11] Prieto, J., Jones, M., Barrero, F., Levi, E. and Toral, S., 2011. Comparative analysis of discontinuous and continuous PWM techniques in VSI-fed five-phase induction motor. IEEE Transactions on Industrial Electronics, 58(12), pp.5324-5335.











45.98



IMPACT FACTOR: 7.129







INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24*7 Support on Whatsapp)