



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 3 Issue: XII Month of publication: December 2015 DOI:

www.ijraset.com

Call: 🛇 08813907089 🕴 E-mail ID: ijraset@gmail.com

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

# Low Area and Low Power CMOS technology based RAM and Ternary CAM memory design

V.Raghavendranm<sup>1</sup>, B.Pushparaj<sup>2</sup>

II year M.E (Applied Electronics), Assistant Professor / Department of ECE Renganayagi Varatharaj College of Engineering, Salvarpatti, Sivakasi.

Abstract - Ternary content addressable memory (TCAM) is an associative memory or associative array for very high speed searching applications. It compares input search data (tag) against a table of stored data and returns the address of matching data. Several custom computers were built to implement TCAM. In this paper the system proposed an XOR based content addressable memory. Data matching process is applicable to match line sense amplifier (MLSA). Given an input tag the proposed architecture computes a few possibilities for the location of the matched tag and performs the comparisons on them to locate a single valid match. Proposed method is to design the CMOS based RAM and CAM memory architecture design. This design is used to find match line data effectively and to reduce the leakage power level for match line process. The proposed system is mainly focused by the matched line sense amplifier process and to compare the content data between the data register and 4x4 TCAM cell design. Ternary CAM design is used to consume less power and also to reduce the leakage power of CMOS transistors. This design is used to reduce the delay time as well as to increase the speed in ML search process. Keywords - Content Addressable Memory(CAM), Ternary CAM, XOR type CAM cell, Static Random Access Memory (SRAM), Low Power.

#### I. INTRODUCTION

Standard computer memory such as random access memory (RAM) in which the user supplies a memory address and the RAM returns the data word stored at that address. TCAM is designed such that the user supplies a data word and the TCAM searches its entire memory to see if that data word is stored anywhere in it [2]. If the data word is found the TCAM returns a list of one or more storage addresses where the word was found. Numerous devices have been produced by Integrated Device Technology, Cypress Semiconductor, IBM, Broadcom and others to the Look-aside interface agreement [6]. Binary CAM is the simplest type of TCAM which uses data search words consisting entirely of 1s and 0s [1]. Ternary TCAM (TCAM) allows a third matching state of "X" or "don't care" for one or more bits in the stored data word thus adding flexibility to the search [2]. For example a ternary CAM might have a stored word of "10XX0" which will match any of the four search words "10000", "10010", "10100" or "10110".

The added search flexibility comes at an additional cost over binary CAM as the internal memory cell must now encode three possible states instead of the two of binary CAM [4]. This additional state is typically implemented by adding a mask bit such as "care" or "don't care" bit to every memory cell. In modern computer memory a sense amplifier is one of the elements which make up the circuitry on a semiconductor memory chip. A sense amplifier is part of the read circuitry that is used when data is read from the memory its role is to sense the low power signals from a bit line that represents a data bit 1 or 0 stored in a memory cell and amplify the small voltage swing to recognizable logic levels so the data can be interpreted properly by logic outside the memory [2]. Modern sense amplifier circuit consists of two to six usually four transistors [7]. Sense amplifiers for core memory sometimes contained thirteen transistors. There is one sense amplifier for each column of memory cells so there are usually hundreds or thousands of identical sense amplifiers on a modern memory chip. As such sense amplifiers are one of the only analog circuits in a computer memory subsystem. In this paper TCAM refers to binary CAM (BCAM) with don't care [2]. The CAM array is divided into several equally sized sub blocks which can be activated independently. For a previously trained network and given an input tag the classifier only uses a small portion of the tag and predicts very few sub blocks of the TCAM to be activated. Once the sub blocks are activated the tag is compared against the few entries in them while keeping the rest deactivated and thus lowers the dynamic energy dissipation as well as to reduce the power consumption.

### II. PROPOSED SYSTEM ARCHITECTURE

In proposed system the content addressable memory is a XOR logic gate based cell design [2]. Data matching process is used in the

#### www.ijraset.com IC Value: 13.98

### ISSN: 2321-9653

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

match line sense amplifier (MLSA). The proposed system can do a fast match line (ML) selection process. In this paper first of all the system design of 6T based static random access memory (SRAM) CMOS design [Fig.4]. This design is to store the single bit value. This design consists of two inverter cross connection is used to maintain the given input data. Then the system design of 8T based XOR Ternary CAM design [Fig.2]. It consists of selection line (SL) and the bit line (BL) to control the TCAM cell. This process used to find the address bit location. Then the scan based enable process is to find the TCAM cell array result. The XOR gate function to match the SRAM data and TCAM data and to invert the activation result. The match line process is to check the CAM data register. The clock function is to control the output matched line row then it will get the content address [Fig.1].




Fig. 1 Proposed system flow diagram

If the write line is set to '1', then to get the data to cross inverter circuit connection.




Fig. 2 XOR type Single CAM cell

Proposed design having the 8T based XOR TCAM CMOS design. This design is consist of two control lines. Selection line (SL) and the bit line (BL) are the control lines of the TCAM cell [2]. This process is used to find the address bit location and to check the address level and apply the evaluation logic function.

ISSN: 2321-9653

International Journal for Research in Applied Science & Engineering




Fig. 3 Two-Side Self-Gating Ternary CAM array

The scan based enable process is to find the TCAM cell array result and to apply the CAM and RAM data. The XOR gate function to match the SRAM data and TCAM data and to invert the activation result [2]. To check the all the row CAM data to data register input data bit then to activate the ML function.




Fig. 4 Proposed circuit of 6T based SRAM

The match line process is to check the CAM data register and RAM data register value. The clock function is to control the output matched line row and to get the content address [4]. This matched line process is mainly focused by the TCAM cell array input data storage [5]. The final output is to identify the content address effectively and to increase the ML check process time. Then to consider the power consumption level and to check the match line delay time also. Area consumption is depends on optimization of MOS transistors count level.

#### III. RESULT ANALYSIS

Proposed system is implemented using TANNER version 13.0 back-end EDA tool is used for simulation. S-Edit (Schematic Entry), W-Edit (Waveform view and analysis) and T-Spice (Tanner Spice) is used for circuit simulation.

	a IP v. 0.5:-1.1 inch v. DESELECT .		
raries 😥	3 🖹 Celltschematic 4 D x	Properties	<i>19</i> E
м		Schematic of Cel	
		10 × ± %	
н		N . Av	
Pada	0	C User	
pcGates		- Spice	
ICE Elementa		E General	
		III Transient	
Add Remove	Mutaphone Anna Anna Anna Anna Anna Anna Anna An	🛞 Enable	
er •		PrintSta	
6		PrintSte     Step	
11		E Step	1ns 200ms
12		- System	20011
		Design	CAM
		a Cell	Cell0
	0 1	Тура	schematic
		Name	view0
		Interface	view0
	Straptown 2 ( toy)	RevisionCour	
	Ý	Date	17-Jun-1511:
Open   Instance  Find			
	<sup>2</sup>		
	Command	1	9
			19
	source startup		

Fig. 5 Schematic entry of 6T based SRAM design

www.ijraset.com IC Value: 13.98 www.ijraset.com IC Value: 13.98

ISSN: 2321-9653

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

This fig.5 represented as schematic entry of six transistors based Static RAM design using S-Edit of TANNER version 13.0 simulator.




Fig. 6 Schematic entry of 8T based Ternary CAM design

□□□□□ fig.6 denoted as schematic entry of eight transistors based Ternary CAM memory design using S-Edit of TANNER version 13.0 simulator.

raries (9) M			15.6:6.1		Ξ.				0	ESELEC	τ.										
	🗵 📴 Cell2schema	tic			Land C												4 b x	Properti	es		<i>(</i> 9 🛛
	. · · ·				•				•			• •			 •	• •	•	Schemat	ic of Cel	12	_
																		ta Χ	1 %		
					_													B. %			
Pads .					2					2					 2.			User			
poliates	町段市	1 1 1		U U	14-1		÷.,			è i,	57.	1			÷ 1		£.,	E Spice			
ICE_Elements	- 8 A -	9 TY			****		- 1¥.	21	·	ПÅ	1940	ĽĽ,			<u> </u>	- 1	- T		neral		
Add Renove	- <mark></mark>	al 11字	a 12			1	- 4				100	640	120 1				270		ensient Enable	T	
87 V	1 <del>4</del>		,												-		÷.		PrintSta		
10	- <u>15</u> - 14		<u> </u>			<u>6</u>					<u>~</u>		<u>6</u>			<u>6</u>			PrintSte		
1	÷																		Step	1ns	
12																				200ns	
																	•	<ul> <li>System</li> </ul>			4
																		Desig Cell		CAM Cell2	
																		Type		schematic	- 1
																		Nam		view0	
																	•	Inter	lace	view0	
																	•		ionCour		
																		Date		15-Aug-15	46.4
Open   Instance  Find	1																				
	-																				
	Command																				(9 X
	window fit -x0 -5	363 - 49 - 10	143 -138		101.00																50
	window fit -x0 0.	127 - y0 - 2.1	65 -x1 17.6	22-91 6.0	14 - units	inch															^
	window fit -x0 -5 window fit -x0 -1	262 y0 -1	1.164 -x1 28 26.162 -x1 4	L328 -y1 (9,749 -y1	6.198 -un 6.562 -u	ts inch nits inch															
ibol: < = raries Hierarchy	point click 15.6 6 window fit -x0 -0	1	1054-1122		c 202 - mi	te inch															- 01

Fig. 7 Schematic entry of 4x1 TCAM array cell

In fig.7 represented as schematic design of 4x1 ternary content addressable memory cell using S-Edit of TANNER version 13.0 simulator.

	ΞΞ*.10+@?#!•. 및□Διοι₽. <b>[</b> η∿\$, Ξ+**	
	Setup Icols Window Help	-
✓ < 10 20 × 10 20 A		
karies 🖉	Cell2schematic	(→ × Properties ) (9) (
CAM		Schematic of Cell2
		10 × # 5, 5,
4 44		3. for
O Pada	이 이 아이는 것이 있는 것이 없는 것이 없	User
oor Gates	1 ։ «Մինանել Մինանել Մինանել Մինանե	- Spice
PICE Benerits	위 수위 수위 위 ·	(i) General
		Transient
Add Renove		Enable True
Var 🔹		· Printika 0
olo		· Printike Ins
al1		B Step 1//5
al2		System
		Design CAM
		H Cell Cell2
	مليكينينا بمليشينيا بمتلشين والتحقين	Type schematic
		Name view0
		Interface view0
		RevisionCour 20
		Date 13-Aug-15.10
Open V Instance Find		
	R	
	Command	9
	cell open-design CAN-cell Cell0-type schematic design simplific-start	
	cell open -design CAH -cell Cell1 -type schematic	
mbol (FTF)	cell open -design CAN -cell Cells -type schematic design simulate -start	
train Heady	celloper-design CAM-cell Cell2-type schematic	

Fig. 8 Schematic entry of 4x4 TCAM cell array

In fig.8 implies as schematic design of 4x4 ternary content addressable memory cell array using S-Edit of TANNER version 13.0 simulator.

IC Value: 13.98 International Journal for Research in Applied Science & Engineering Technology (LIRASET)

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Help				4 D × Properties Schematic of Cd 12 × β ≤ Ba flag ⊕ 30 User Spice	
EXE East New Dave Call Super Tools (Notes	Help				4 D × Properties Schematic of Cd 12 × β ≤ Ba flag ⊕ 30 User Spice	91 88 1 Å
V         √         √         N         N         N           Contrast         V         √         N         N         N           Contrast         V         √         N         N         N           M         -         -         -         N         N         N           V         √         N         -         -         N			VE DESELECT		Schematic of Co To X If 2, Bin For @ 30 Discr Spice	91 88 1 Å
terrin () () () () () () () () () () () () ()					Schematic of Co To X If 2, Bin For @ 30 Discr Spice	88 5-25
AA4		<b>建</b> 南 南			Schematic of Co To X If 2, Bin For @ 30 Discr Spice	88 5-25
NA Provide Anticipation (Constraint) (Constr		<b>建</b> 南 南			1⊃ × 1 1, Bo <sup>1</sup> by ● 10 □ User □ Spice	
NA Pada JPada goldans RCE_Blevents		e e e e			Ba <sup>6</sup> bc ● 18 User Spice	
27 Contraction of the second s					User Spice	
Pade golareas TCC_Devents v Add Remove		전전			User Spice	
polares ICE_plements				1964	E Spice	
Add			NAME OF T			
Add Remove		图图	200 200 200 20			
Add Remove	그렉 그렉				General     General     Transient	
			ADA 402 100 00		Introduct	
					E PrintSt	
	41414				E PrintSt	
·			SA 53 54 54	itale 5	E Step	116
1		23 T.	1. 网络山杨松山杨林山桥		E Stop	200mi
2					System	
4					Design	CAM
·		का फिक्रा	m m m m r	utali.	BL Cell	CelB
			ALL	W 1919	Type	schematic
					Marre	view0
					Interface	view0
					RevisionCou	
1	re e e				RevisionCou Date	un 30 18-Jun-1510

Fig. 9 Schematic entry of 4x4 TCAM with MLSA

In fig.9 conclude as a schematic design of 4x4 ternary content addressable memory cell array with match line sense amplifier and scan based enable function using S-Edit of TANNER version 13.0 simulator.




Fig.10 Output - Power consumption of 4x4TCAM

IV.	PERFORMANCE COMPARISIONS	

Parameters of Simulation (Units)	Existing System	Proposed System
Supply Voltage (V)	1.8	5
Optimization of MOS transistors count	512	400
level (~ numbers)		
Power consumption (mw)	94	70
Delay time (ns)	7	2.42
Area consumption (mm <sup>2</sup> )	4.83	0.320

#### V. CONCLUSION

In this paper design of XOR based content addressable memory (CAM) has been presented. It is a very low power Ternary content addressable memory (TCAM) cell. Ternary content addressable memory (TCAM) is suitable for low power applications where frequent and parallel look-up operations are required [2]. In a conventional TCAM array each entry consists of a tag that if matched with the input points to the location of a data word in a static random access memory (SRAM) block. The actual data of interest are stored in the SRAM and a tag is simply a reference to it. Therefore when it is required to search for the data in the SRAM it suffices to search for its corresponding tag. Consequently the tag may be shorter than the SRAM data and would require fewer bit comparisons. Simple and fast updates can be achieved without retraining the network entirely. Depending on the application non

www.ijraset.com

www.ijraset.com IC Value: 13.98

ISSN: 2321-9653

## International Journal for Research in Applied Science & Engineering Technology (IJRASET)

uniform inputs may result in higher power consumption but does not affect the accuracy of the final result. NOR type architecture was also implemented in the same process technology.

#### REFERENCES

- Naoya Onizawa, Shoun Matsunaga, Vincent.G.Gaudet, Warren J.Gross and Takahiro Hanyu, Members IEEE, "High Throughput Low Energy Self Timed CAM based on Reordered Overlapped Search Mechanism", IEEE Transactions on Circuits and Systems-I:Regular papers, Volume 61, No 3, March 2014, pp. 865-876.
- [2] Yen-Jen Chang, Kun-Lin Tsai and Hsiang-Jen Tsai, Members IEEE, "Low Leakage TCAM for IP Look-up using Two-Side Self-Gating", IEEE Transactions on Circuits and Systems-I, Regular papers, Volume 60, No 6, June 2013, pp. 1478-1486.
- [3] Salvador Petit, Rafeal Ubal, Julio Sahuquillo and Pedro Lopez, Members IEEE, "Efficient Register Renaming and Recovery for High Performance Processors", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume 22, No 7, July 2014, pp. 1506-1514.
- [4] Anh-Tuan Do, Shoushun Chen, Zhi-Hui Kong and Kiat Seng Yeo, "A High Speed Low Power CAM with a Parity bit and Power Gated ML Sensing", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume 21, No 1, January 2013, pp. 151-156.
- [5] Shun-Hsun Yang, Yu-Jen Huang and Jin-Fu Li, "A Low Power Ternary Content Addressable Memory with Pai-Sigma Match Lines", IEEE Transactions on Very Large Scale Integration(VLSI) Systems, Volume 20,No 10, October 2012, pp. 1909-1913.
- [6] Hooman Jarollahi, Naoya Onizawa, Vincent Gripon and Warren J.Gross, "Reduced Complexity Binary Weighted Coded Associative Memories", ©2013 IEEE, pp. 2523-2527.
- Hooman Jarollahi, Naoya Onizawa, Vincent Gripon and Warren J.Gross, "Architecture and Implementation of an Associative Memory using Sparse Clustered Networks", ©2012 IEEE, pp. 2901-2904.
- [8] Nen-Fu Huang, Whai-En Chen, Jian-Yu Luo and Jun-Min Chen, "Design of Multi-field IPv6 Packet Classifiers Using Ternary CAMs," ©2001 IEEE, pp. 1877-1881.
- Yen-Jen Chang, Member IEEE, "Don't Care Gating (DCG) TCAM design used in network routing table," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume 18, No 11, November 2010, pp. 1599-1607.
- [10] B.D.Yang and L.S.Kim, Members IEEE, "A Low-Power CAM using Pulsed NAND-NOR match line and charge-recycling search line driver", IEEE Transactions on Solid State Circuits, Volume 40, No 8, August 2005, pp. 1736-1744.











45.98



IMPACT FACTOR: 7.129







# INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24\*7 Support on Whatsapp)