



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 4 Issue: VII Month of publication: July 2016 DOI:

www.ijraset.com

Call: 🛇 08813907089 🕴 E-mail ID: ijraset@gmail.com

www.ijraset.com IC Value: 13.98 Volume 4 Issue VII, July 2016 ISSN: 2321-9653

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

Design and implementation of transmission of 128bit digital data generated from a data generation unit from one base station to another base station with its reception at the receiver end using "Hamming (224,128) Code technique" written in VHDL code

Paresh Kumar Pasayat¹, Sonam Barik²

¹Assistant Professor, Dept. of ETC Engg., I.G.I.T. Government Engineering College, India ²M.Tech. Student [ETC], Dept. of ETC Engg., I.G.I.T. Government Engineering College,India

Abstract- The proposed paper mainly deals with the generation of the 128-bit digital data using a data generation unit with it transmission and reception over space. The data generation unit consists of control unit, data path unit, memory unit and backup unit. The desired 128-bit data is encrypted before transmission using Hamming (224,128) code technique to produce 224-bit encrypted data. The encrypted data is received at the receiver end and passed through the error detection unit and the error is corrected if it is present in the data. Then, the corrected 224-bit encrypted data is decrypted using reverse Hamming (128,224) code technique. The main advantage of using Hamming code technique is that it provides both error detection and correction in the encrypted data. The proposed work can best be implemented in providing high security to the digital data. This can be used in the banking sector, military sector, telecommunication sector. The proposed work is done by using VHDL language. The code is tested and simulated using Xilinx ISE9.2i software.

Index Terms: ALU (Arithmetic Logic Unit), Encryption, Decryption, VHDL (Very High speed Integrated Circuit Hardware Description Language).

I. INTRODUCTION

The data generation unit is an electronic circuit that is used for generating 128-bit digital data by performing various operations on the input data. The proposed work is based on the design of 128-bit data generation unit and providing security to the 128-bit digital data during the transmission over the network using Hamming (128,224) code technique. The transformation of original data into a data which is not in the readable form is known as encryption and the process of reversing it back to a readable form is known as decryption. The encryption and decryption of 128-bit data can be used in the digital communication technology for error free data transmission from one point to another point and to provide security to the data to achieve the confidentiality in data transmission.

International Journal for Research in Applied Science & Engineering

Technology (IJRASET)





Fig. 1: Project model of the proposed project

III. LOGIC USED IN THE PROPOSED DESIGN

A. Data generation unit

The data generation unit is used to generate the desired 128-bit digital data that are sent during transmission. The data generation unit is composed of several units like data path unit, control unit, memory unit and backup unit.

- 1) Control unit: It is needed to generate the control signals automatically at every cycle. It is a finite state machine. By stepping through a sequence of states, the control unit controls the operations of the data-path. For each state the output logic that is inside the control unit will generate all of the appropriate control signals for the data-path to perform different arithmetic and logic operations.
- 2) Datapath unit: This is a collection of functional unit such as arithmetic logic unit (ALU) that performs data processing operation. The ALU is a building block of the data generation unit that performs many operations based on the control inputs. The ALU can perform basic arithmetic functions such as addition, subtraction etc and logic functions including logic AND, logic OR, and logic XOR etc. The various functions and the corresponding functional units are:-
- 3) *Memory unit:* It is used as storage purpose of the data generation unit. The information to be stored is of two types, data information and program information. Memories are used for storage of both instructions and data. The process of storing data into memory is called writing and retrieving data or op-code from the memory is called reading. The memory unit works only when the chip enable signal is at high level.
- 4) Backup unit: It is used to store the final output of the data-path unit. It is the replica of the memory unit which helps to store the output in case memory unit fails. It also helps the data generation unit to work with less burden.

B. Algorithm For Encoding Unit

Step 1

First, 128-bit data is divided into 32 nos. of words each consisting of 4-bit data.

Step 2

The 7-bit Hamming (7,4) code encoding technique is applied to each word. For each word, the encoding unit generates 7-bit encoded data. The logic for implementing the Hamming code technique is given as follows:

Suppose, the 4-bit data (B) to be encoded is B3B2B1B0 and the 7-bit Hamming code (H) generated is H6H5H4H3H2H1H0. Here, the value for each bit of H is given as follows:

H6 = B3 xor B2 xor B0

H5 = B3 xor B1 xor B0

H4 = B2 xor B1 xor B0

H3 = B3

Volume 4 Issue VII, July 2016 ISSN: 2321-9653

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

H2 = B2H1 = B1H0 = B0

Step 3

After that the Hamming codes corresponding to each word are appended to form the desired 224-bit encoded data.

C. Algorithm For Error Detection And Correction Unit

Step 1

To decode a Hamming code, checking needs to be done. The decoding has been done in word-by-word basic. Let us take A2A1A0 be a parity word consisting of three bits which is used to detect the error in the received data. The values of A are given as follows:

A0 = H0 xor H2 xor H4 xor H6 A1 = H6 xor H5 xor H2 xor H1 A2 = H6 xor H5 xor H4 xor H3

Step 2

If the value of A2A1A0 is equal to "000", then there is no error in the received data and the data can be decoded to get the exact replica of the transmitted data.

Step 3

If the value of A2A1A0 is not equal to "000", then there is error in the received data and the checking is done in which bit, the error is present. For example, A2A1A0 = "001", then the first bit of H from MSB is having error.

Step 4

In order to correct the error, the bit of H in which the error is present has to be complemented (i.e. '0' is replaced by '1' and '1' is replaced by '0'). After correcting the error, the corrected encoded data can be decoded by using decryption algorithm.



Fig. 2: Block diagram showing the 128-bit encryption

D. Algorithm for Receiver Unit

Step 1

In order to decode the 224-bit corrected encoded data, the data is divided into 32 nos. of blocks each generating 7-bit encoded data. *Step 2*

Then, the following logic has been used to obtain the original 128-bit data transmitted at the transmitter end after appending all 4-bit data generated from 32 nos. blocks used for decoding unit in the receiver circuit. Let us take, the 7-bit corrected encoded data is C & the 4-bit data generated from the decoding unit is R.

Where C=C(6) & C(5) & C(4) & C(3) & C(2) & C(1) & C(0)

Volume 4 Issue VII, July 2016 ISSN: 2321-9653

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

R=R(3) & R(2) & R(1) & R(0) R(0) = C (0) R(1) = C (1) R(2) = C (2) R(3) = C (4)Step 3

The step has been repeated for all the 32 nos. of blocks each consisting of 7-bit corrected encoded data input. All the 4-bit output datas (R) are appended to produce 128-bit decoded data which is the exact replica of the 128-bit data transmitted at the transmitter end.



Fig. 3: Block diagram showing the 128-bit decryption

IV. RESULT AND DISCUSSION

The code of the proposed design has been written in VHDL language and tested and simulated using Xilinx software. The simulation result of the data generation unit is given as follows:

Xilinx - ISE - D:\BTECH	PROJECT 2015 UPDATE_final\R	ISC_PROCESSOR\RISC_PROCESSOR.ise - [Simulation]									
File Edit View Proje	ect Source Process Test Benc	h Simulation Window Help									_ ð ×
🗋 🖻 🗑 🕼 👗	1 B B X 9 @ 2	PPXXP 2 7 % 8 0 0 .	A N? 00	AND_INPUT	TWO(0) 💌	1 2 2 1	\$ 71 81 91	9t 🛛 💡			
· 世世 十八十一	* 🖸 II 🔙 🕨 📈 1000	v ns v									
Sources ×										835.3	
Source Behar	Current Simulation		20	0	40	10	6	0	800		1000
😐 🗖 Al 🔶	Time: 1000 ns		2				i		il		1
🖽 🔤 🖪 📖 💷 🐼 🖬	first_input_data[127:0]	128h0000000000000000000141456546773	128'h00000000000000000000000141456546773					3		<u>^</u>	
	second_input_data[127:0]	128'h00000000000000000000141456546771			128'h000000000000000000141456546771						
	control_signal_input[3:0]	4'hD	4'h0	4'h1	4'h2	4'h3	4'h4	4'hA	4 hC	4'hD	4thE
	backup_result[127:0]	128'h00000000000000000000141456546774	128'h000)	128'h000)	128'h000000	000000000	128'h000	128'hFFF	128'h000 X	123'h000	XFFFFFFFFFFF
	memory_chip_enable_input	1									
Processes X	processor_output[127:0]	128'h00000000000000000000141456546774	128'h000)	128'h000000	000000000 >	128'h000	128'h000	128'h00000	0000000000 X	123'h000	XFFFFFFFFFFF
Sifest µ Sifest µ Sifest Sback Minenc Siproce											
											-
If Pro Sim			• [• •
PR	OCESSOR_TESTING_TBW.tbw	Simulation									
X This is a Lit Simulator is Finished circ	e version of ISE Simu doing circuit initial uuit initialization pr	lator. Ization process. cocess.									* * *
Console 🔞 En	rors 🛛 🔬 Warnings 🛛 🚾 Tcl S	ihell 🙀 Find in Files 🔤 Sim Console - PROCESSOR_	TESTING_TBW								
											Time:
📀 🧭 🚺		o 🕘 🚺 🖊 📴	ISE							🐠 😼	10:21 AM 5/9/2015



www.ijraset.com IC Value: 13.98 Volume 4 Issue VII, July 2016 ISSN: 2321-9653

International Journal for Research in Applied Science & Engineering Technology (LIRASET)

			105										
📧 Xilinx - ISE - D	D:\BTECH PROJECT 2015 UPDATE_final\	RISC_PROCESSOR\RISC_PROCESSOR.ise - [Simulation]										- 0 ×	
🔤 File Edit Vie	ew Project Source Process Test Ben	ch Simulation Window Help										-8	×
🗋 🆻 🗟 🕼	🎍 🛛 🗛 🖨 🗶 🛤 🖉 🖸) 🕫 🕫 🗶 🗶 🗶 🖉 🖻 🖻 🖻	▶ № №	🕅 祸 AND_	INPUT_TWO(0)	🖃 🗊 🛛	1 🐼 🐼 🕅	***	8				
t± ±r ‡	📩 🎓 🐴 🖬 🛯 🖌 🍹 🛛 100	0 ▼ns ▼ 4 → Ξ ≌ Ξ ≌ ▲ *	% % % C	20									
Sources X											850.1		Ē
Source Synth 👻	Current Simulation		o	2	00	4	00	60	0	80	00	1000	
datapath_ur	Time. 1000 lis												
hadu_unit	first_input_data[127:0]	128'h00000000000000000000141456546773	(<u>128'h00</u>	<u>X</u>		1	28'h00000000	0000000000000000	01414565467	73			*
memory_unit ~	Second_input_data[127:0]	128'h0000000000000000000141456546771	(<u>128'h00</u>	X		1	28'h00000000	0000000000000000	01414565467	71			
	control_signal_input[3:0]	4'hD	4	h0	X 4'h1	4'h2	<u>X 4'h3</u>	4'h4	4'hA	4'hC	4'hD	χ <u>4</u> 'hF	
📲 🕵 🖞 📸 🕄 🚺	backup_result[127:0]	1287000000000000000000000000141456546774	(<u>128'h00</u>	<u>χ 128'h00</u>	χ <u>128'h00</u>)	128 0000	0000000000	(<u>128'h00</u>)	128'hFF	(128'h00)	<u>128'h00</u>	FFFFFFFFFFF	
Processes ×	memory_chip_enable_input	0	1					/					
	processor_output[127:0]	128100000000000000000000000000000000000	(<u>128'h00</u>	<u>128'h00</u>	X 128'h00000	00000000	<u>X 128'h00</u>	(<u>128'h00</u>)	128'h000	000000000000000000000000000000000000000	00000000000	00000000	
🖻 💽 PROC													
first													
- ⊙ kse													
a ba													
- 31 me													
- <mark>X</mark> pro													
⊞- 🂽 UU													
1 1													
													+
	·	× ,	► <									Þ	
Pro Sim	PROCESSOR_TESTING_TBW.tbw	Simulation No ALU.vhd											
× This is	a Lite version of ISE Sim	ulator.											
Finishe	or is doing circuit initia. d circuit initialization p	lization process.											
8	375												
je .													Ŧ
		Shall Dad is Eles Sim Consol- BBOCESS	OR TESTING T	PW/								•	
E Console		aneir Marina in ries and console - PROCESSO	on_rearing_r	DTV								_	
				-								Time:	-
			VE ISE								(e) 🐚 🐚	10:24 AM	
												5/9/2015	Γ.

Fig. 5: Simulation result of 128-bit data generation unit with chip_enable='0'.

Xilinx - ISE - ChUsers\DELL\Deskt	top/CODE_GENERATION_1\CC	DDE_5_HAMMENG_CODE\TRANSMITT	TEREBROR_DETECTION_CORREC	CTION ise - [Simulation]				= a ×
Eile Edit View Project Source	e Process Iest Bench Simul	lation Window Help	0 🗅 🔑 😽 🕺 🙀 🕫	SU_INPUT	TFP	AC SC 92 🛛 🗸		
122 1 A PA 3	Len → → X 1000 💽		X N D A A O D	10 14 00 1 S A O				
Current Simulation Time: 1000 ns	• .	200	400		600		800	1000
a ata_t28_bit(127:0)	(1281000000 X	12871000006	545753784687AEFBA89809780	090	X	128/10000009079	99578957795EEEEAAAFE	E-
a 🛃 hamming_coded_outpu	224h0000000_X	2241000000009666611E95	10FE1333701F6087F6768819	DE000C8FED00C80	224 h000000	000000880186781900	C3F3194A3C7994A588162	OSADSARECCB16
PERSON USED TRAVISION		VDE our						
This is a Life versi	ion of ISE Simulator.	100.9						
Simulator is doing o	pircuit initializatio	on process.						
Finished circuit ini	itialization process.							
•	Transfer Land	1000						
Console O Errors	Warnings 10 Tol Shell	A Find in Files Sim Console - FU!	VAL_USED_TBW	Category View by Nan	18			
								Time:
🚳 🥔 🚞		i 🕘 🚺 😕	152				- 40	9:11 AM
								W 2.4 202.0



Volume 4 Issue VII, July 2016 ISSN: 2321-9653

IC Value: 13.98 International Journal for Research in Applied Science & Engineering Technology (IJRASET)



Fig. 7: Simulation result of the decryption block with 224-bit as the encrypted data corresponding to the 1st input data

V. ADVANTAGES

The proposed work is having various advantages such as providing data and network securities, less combinational path delay due to the better placement of modules, simultaneous transmission of higher bit data (i.e. 128-bit) etc. Another advantage is the used of back-up unit which works only when the memory unit of the data generation unit fails to give the desired output.

VI. APPLICATIONS

The proposed design can be used in the field of banking sector, military sector, telecommunication industry and any other sectors which are used to communicate with the people within the organization using data security techniques (intranet & internet).

VII. CONCLUSION

At the end of the proposed work, the 128-bit data generation unit and data security unit has been successfully designed with error detection and correction of 128-bit digital data at the receiver end using VHDL code and the desired results have been obtained. The proposed design of data security unit is having less combinational path delay resulting faster operation and less power consumption as compared to other data security algorithms except substitution cipher and transposition cipher.

REFERENCES

- Marri Mounika, Aleti Shankar, "Design & Implementation Of 32-Bit Risc (MIPS) Processor", International Journal of Engineering Trends and Technology (IJETT) – Volume 4 Issue 10 - Oct 2013.
- Rekha Halkatti, Veeresh Pujari, "FPGA based 128-bit customised vliw processor for executing dual scalar/vector instructions", Volume: 03 Special Issue: 03 | May-2014 | NCRIET-2014, eISSN: 2319-1163 | pISSN: 2321-7308.
- [3] Balpande, R.S. and Keote, R.S., "Design of FPGA based Instruction Fetch & Decode Module of 32-bit RISC (MIPS) Processor", in Proc. of International Conference on Communication Systems and Network Technologies, pp. 409-413, 2011.
- [4] Manoranjan Pradhan, "Simulation and Verification of Self Test 16-Bit Processor", International Journal of Computer Applications (0975 8887) Volume 20– No.1, pp.42-45, April 2011.
- [5] Nupur Gupta, Progoti Gupta, Himansi Bajpai, Richa Singh, Shilpa Saxena, "Analysis of 16 bit Microprocessor Architecture on FPGA using VHDL" International journal Of Advanced Research in Electronics and Instrumentation Engineering, Volume 3, Issue 4, April 2014.
- [6] W.Stallings,"Cryptography and Network Security", 2nd Edition, Prentice Hall.
- [7] Christof Paar, Jan Pelzl, "The Data Encryption Standard (DES) and Alternatives", "Understanding Cryptography", Springer.
- [8] Bruce Schneir: "Applied Cryptography", 2nd edition, John Wiley & Sons.
- [9] A.Litwin,"Cryptography and Network Security" LOS Alamitos, CA:IEEE computer society press.
- [10] Douglas L. Perry. "VHDL Programming by Examples", TMH.

www.ijraset.com

- [11] Hamacher, Vranesic, and Zaky. "Computer Organization", 5th edition, New York: McGraw-Hill Companies.
- [12] Eskiciogiu, A. Litwin, L "Cryptography and Network Security" LOS Alamitos, CA: IEEE computer society press, 1987.
- [13] Garfinkel, S.L; "Public Key Cryptography", Computer, IEEE, Volume: 29, Issue:6, 1996.

www.ijraset.com IC Value: 13.98

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

- [14] Rajdeep Chakarborty, Dr. J.K Mandal, "A Microprocessor-Based Block cipher through Rotational Addition Technique", IEEE 9th international conference on information and technology,2006.
- [15] Ke Wang, "An encrypt and decrypt algorithm implimentation on FPGAS", IEEE, Department of information engineering, 2009.
- [16] H. Lee Kwang, "Basic Encryption and Decryption", Computer and Electrical, 1967.
- $\left[17\right]$ Ranjan Bose, "Information Theory, Coding and Cryptography" , chapter -8.
- [18] W.Diffie; M.E.Hell man, "New Directions in Cryptography" IEEE transaction theory, Nov, pp 644-654.
- [19] Geetanjali and Nishant Tripathi, "VHDL Implementation of 32-bits arithmatic logic unit(ALU)" International Journal of Engineering Trends and Technology (IJETT), Emerging trends in Engineering ICETIE-2012.
- [20] Anushka Pakrashi,"Design and implementation of 32-bits ALU on XILINX FPGA Using VHDL".
- [21] Dr. Malti Bausal, "Implentation of 32-bits arithmatic logic unit on xilinx using VHDL." Department of electronics and communication Engineering.
- [22] Shikha Khurana, Kanika Kaur, "Implentation of ALU using FPGA", International Journal of Engineering Trends and Technology, 2002.
- [23] David A. Patterson and John L. Hennessy "Processor implentation in VHDL", computer organisation and design,06-07-2007.
- [24] Alpesh kumar Dauda ,Nalinikanta Barpanda ,Nilamani Bhoi, "Control Unit Design of a 16_Bit processor using Vhdl", International journal Of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Dec-2013.
- [25] Jen-Shiun Chiany and Jun-Yao Liao, "A novel asynchoronous control unit and Application to a pipelined multiplier", IEEE pp.11169-172 1998.
- [26] Xiao Tiejun, Lia Fang, "16_bits Teaching microprocessor design and application", IEEE international symporium of IT in Medicine and Education ,pp 160-163,2008.
- [27] Kui YI, Yue-Hua Ding, "32_bit RISC CPU based on MIPS instructation fetch Module Design", International joint conference on Artificial intelligence, pp 754-760,2009.
- [28] Ronald J. Hayne, American society for engineering education, "An Instructional Processor Design using VHDL and FPGA", AC-2011.
- [29] Nupur Gupta, Pragati Gupta, Himashi Bajpai, "Analysis of 16_bit Microprocessor architecture on FPGA using VHDL", International journal Of Advanced Research in Electrical, Electronics and Instrumentation Engineering, 4th april- 2014.











45.98



IMPACT FACTOR: 7.129







INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24*7 Support on Whatsapp)