



iJRASET

International Journal For Research in
Applied Science and Engineering Technology



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 4

Issue: XI

Month of publication: November 2016

DOI:

www.ijraset.com


Call: ☎ 08813907089

E-mail ID: ijraset@gmail.com

²Associate Professor, MIC College of Science and Technology, Kanchikacharla

Index Terms: Power Quality, Interline Unified Power Quality Conditioner, Feeders, Voltage Source Converter, Matlab.

Voltage-source converter (VSC)-based custom power devices are increasingly being used in custom power applications for improving the power quality (PQ) of power distribution systems. Devices such as distribution static compensator (DSTATCOM) and dynamic voltage restorer (DVR) are the facts devices. A DSTATCOM can compensate for distortion and unbalance in a load such that a balanced sinusoidal current flows through the feeder. It can also regulate the voltage of a distribution bus. A DVR can compensate for voltage sag/swell and distortion in the supply side voltage such that the voltage across a sensitive/critical load terminal is perfectly regulated. A unified power-quality conditioner (UPQC) can perform the functions of both DSTATCOM and DVR. The UPQC consists of two voltage-source converters (VSCs) that are connected to a common dc bus. One of the VSCs is connected in series with a distribution feeder, while the other one is connected in shunt with the same feeder. The dc links of both VSCs are supplied through a common dc capacitor. It is also possible to connect two VSCs to two different feeders in a distribution system. In, a configuration called IDVR has been discussed in which two DVRs are connected in series with two separate adjacent feeders. The dc buses of the DVRs are connected together. The IDVR absorbs real power from one feeder and maintains the dc link voltage to mitigate 40% (about 0.6 p.u.) Voltage sag in the other feeder with balanced loads connected in the distribution system. It is also possible to connect two shunt VSCs to different feeders through a common dc link. This can also perform the functions of the two DVRs mentioned above, albeit with higher device rating. This paper presents a new connection for a UPQC called interline UPQC (IUPQC). The single-line diagram of an IUPQC connected distribution system is shown in Fig. 1.



©IJRASET: All Rights are Reserved

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

Two feeders, Feeder-1 and Feeder-2, which are connected to two different substations, supply the system loads L-1 and L-2. The supply voltages are denoted by V_{s1} and V_{s2} . It is assumed that the IUPQC is connected to two buses B-1 and B-2, the voltages of which are denoted by V_{t1} and V_{t2} respectively. Further two feeder currents are denoted by i_{s1} and i_{s2} while the load currents are denoted by i_{l1} and i_{l2} . The load L-2 voltage is denoted by v_{l2} . The purpose of the IUPQC is to hold the voltages V_{t1} and V_{t2} constant against voltage sag/swell, temporary interruption in either of the two feeders. It has been demonstrated that the IUPQC can absorb power from one feeder (say Feeder-1) to hold V_{t2} constant in case of a sag in the voltage V_{s2} . This can be accomplished as the two VSCs are supplied by a common dc capacitor. The dc capacitor voltage control has been discussed here along with voltage reference generation strategy. Also, the limits of achievable performance have been computed.

II. PROPOSED CONCEPT

A. Circuit Configuration

The single-line diagram of a distribution system with an IUPQC is shown in Fig. 1.

As shown in this figure, two feeders connected to two different substations supply the loads L11, L12 and L2. The IUPQC is connected to two buses BUS1 and BUS2 with voltages of V_{s1} and V_{s2} , respectively. The shunt part of the IUPQC is connected to loads L11 and L12 with a current of i_{l11} and i_{l12} . Supply voltages are denoted by V_{s1} and V_{s2} while load voltages are V_{l1} and V_{l2} . Finally, feeder currents are denoted by i_{s1} and i_{s2} .

Load currents are I_{l11} , I_{l12} and I_{l2} . Bus voltages V_{t1} and V_{t2} are distorted and may be subjected to sag/swell. The load L11 is a sensitive load and load L12 is nonlinear load which needs a pure sinusoidal voltage for proper operation while its current is non sinusoidal and contains harmonics. The load L2 is a sensitive/critical load which needs a purely sinusoidal voltage and must be fully protected against distortion, sag/swell, and interruption. These types of loads primarily include production industries and critical service providers, such as medical centres, airports, or broadcasting centres where voltage interruption can result in severe economical losses or human damages.

B. IUPQC Structure

The internal structure of the IUPQC is shown in Fig. 2. It consists of two Voltage Source Converters (VSC1, and VSC2) which are connected back to back through a common dc-link capacitor. In the proposed configuration, VSC1 is connected in shunt with BUS1 with load L11 and Load L12 at the end of Feeder1 and VSC2 is connected in series with Bus 2 with load L2 at the end of Feeder2. Each of the two Voltage Source Converters in Fig. 2 is realized by a three-phase converter with a commutation reactor and output filter as shown in Fig. 3. The commutation reactor is connected at the output filter to prevent the flow of switching harmonics into the power supply. As shown in Fig. 2, all converters are supplied from a common dc-link capacitor and connected to the distribution system through a transformer. Secondary




Fig2. Typical IUPQC connected Distribution System

(Distribution) sides of the series-connected transformers are directly connected in series with BUS1 and BUS2, and the secondary (distribution) side of the shunt-connected transformer is connected in parallel with load L1. The aims of the MC-UPQC shown in Fig. 2 are to regulate the load voltage against sag/swell and disturbances in the system to protect the

International Journal for Research in Applied Science & Engineering Technology (IJRASET)




Fig3. Schematic Structure of VSC

Nonlinear/sensitive load L1 and the load voltage against sag/swell, interruption, and disturbances in the system to protect the sensitive/critical load L2 and to compensate for the reactive and harmonic components of nonlinear load current.

TABLE I
SYSTEM PARAMETERS

System Quantities	Values
System Fundamental Frequency	50Hz
Voltage source Vs1	11Kv(L-L, rms), Phase angle 0^0
Voltage source Vs2	11Kv(L-L, rms), Phase angle 0^0
Feeder-1 ($rs1+2\pi fLs1$)	Impedance: $6.05+j36.28\Omega$
Feeder-2 ($rs2+2\pi fLs2$)	Impedance: $3.05+j18.14\Omega$
Load L-1 1 Unbalanced RV Component	Phase a: $24.2+j60.50\Omega$ Phase b: $36.2+j78.54\Omega$ Phase c: $48.2+j94.25\Omega$
Load L-1 2 Non Linear Component	A Three phase diode rectifier that supplies a load of $3.05+j18.14\Omega$
Balanced Load L-2 Impedance	$72.6+j54.44\Omega$

In order to achieve these goals, series Voltage Source Converter (VSC1) operate as voltage controllers while the shunt VSC (VSC2) operates as a current controller.

C. Control Strategy

As shown in Fig. 2, the MC-UPQC consists of two series VSCs and one shunt VSC which are controlled independently. The switching control strategy for series VSCs and the shunt VSC are selected to be sinusoidal pulse width-modulation (SPWM) voltage control and hysteresis current control, respectively. Details of the control algorithm, which are based on the method [12], will be discussed later. Functions of the shunt-VSC are to compensate for the reactive component of load L11 and L12 currents




Fig.4. Control block diagram of the shunt VSC.

And to compensate for the harmonic components of load L12 current and to regulate the voltage of the common dc-link capacitor. Fig. 4 shows the control block diagram for the shunt VSC.

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

The measured load current is transformed into the synchronous reference frame by using

$$i_{dq0} = T_{abc}^{dq0} \cdot i_{l-abc} \quad (1)$$

Where the transformation matrix is

$$T_{abc}^{dq0} = \frac{2}{3} \begin{bmatrix} \cos(\omega t) & \cos(\omega t - 120^\circ) & \cos(\omega t + 120^\circ) \\ -\sin(\omega t) & -\sin(\omega t - 120^\circ) & -\sin(\omega t + 120^\circ) \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \end{bmatrix} \quad (2)$$

By this transformation, the fundamental positive-sequence component, which is transformed into dc quantities in the d and q axes, can be easily extracted by LC filters. Also, all harmonic components are transformed into ac quantities with a fundamental frequency shift.

$$i_{l-d} = \bar{i}_{l-d} + \hat{i}_{l-d} \quad (3)$$

$$i_{l-q} = \bar{i}_{l-q} + \hat{i}_{l-q} \quad (4)$$

If i_l is the feeder current and i_{pf} is the shunt VSC current and knowing as $i_s = i_l - i_{pf}$, then d-q components of shunt VSC reference current are defined as follows

$$i_{pf-d}^{ref} = i_{l-d} \quad (5)$$

$$i_{pf-q}^{ref} = i_{l-q} \quad (6)$$

Consequently, the d - q components of the feeder current are

$$i_{s-d} = \bar{i}_{l-d} \quad (7)$$

$$i_{s-q} = 0 \quad (8)$$

This means that there are no harmonic and reactive Components in the feeder current. Switching losses cause the dc-link capacitor voltage to decrease.




Fig.5. Control block diagram of the series VSC

Disturbances, such as the sudden variation of the load, can also affect the dc link. In order to regulate the dc-link capacitor voltage, a proportional-integral (PI) controller is used as shown in Fig. 4. The input of the PI controller is the error between the actual capacitor voltage (u_{dc}) and its reference value (u_{dc}^{ref}). The output of the PI controller (i.e., Δi_{dc}) is added to the d component of the shunt-VSC reference current to form a new reference current as follows:

$$\begin{cases} i_{pf-d}^{ref} = \bar{i}_{l-d} + \Delta i_{dc} \\ i_{pf-q}^{ref} = i_{l-q} \end{cases} \quad (9)$$

As shown in Fig. 4, the reference current in(9) is then transformed back into the abc reference frame. By using PWM hysteresis

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

current control, the output-compensating currents in each phase are obtained

$$i_{pf-abc}^{ref} = T_{dq0}^{abc} i_{pf-dq0}^{ref} \cdot (T_{dq0}^{abc} = T_{abc}^{dq0-1}) \quad (10)$$

Series-VSC: Functions of the series VSCs in each feeder are to mitigate voltage sag and swell and to compensate the voltage distortion, such as harmonics and small interruption in Feeder (In Feeder2 Only).

The control block diagram of each series VSC is shown in Fig5. The bus voltage is detected and then transformed into the synchronous $dq0$ reference frame using

$$u_{t-dq0} = T_{abc}^{dq0} u_{t-abc} = u_{t1p} + u_{t1n} + u_{t10} + u_{th} \quad (11)$$

Where

$$u_{t1p} = [u_{t1pd} \quad u_{t1pq} \quad 0]^T$$

$$u_{t1n} = [u_{t1n-d} \quad u_{t1n-q} \quad 0]^T$$

$$u_{t10} = [0 \quad 0 \quad U_{00}]^T$$

$$u_{t1h} = [u_{th-d} \quad u_{th-q} \quad u_{th-0}]^T \quad (12)$$

u_{t1p} , u_{t1n} and u_{t10} are fundamental frequency positive-, negative-, and zero-sequence components, respectively, and is the harmonic component of the bus voltage.

According to control objectives of the MC-UPQC, the load voltage should be kept sinusoidal with constant amplitude even if the bus voltage is disturbed. Therefore, the expected load voltage in the synchronous $dq0$ reference frame u_{t-dq0}^{exp} only has one value

$$u_{t-dq0}^{exp} = T_{abc}^{dq0} u_{i-abc}^{exp} = \begin{bmatrix} u_m \\ 0 \\ 0 \end{bmatrix} \quad (13)$$

Where the load voltage in the abc reference frame is

$$u_{i-abc}^{exp} = \begin{bmatrix} u_m \cos(wt) \\ u_m \cos(wt - 120^\circ) \\ u_m \cos(wt + 120^\circ) \end{bmatrix} \quad (14)$$

The compensating reference voltage in the synchronous $dq0$ reference frame is defined as

$$u_{sf-dq0}^{ref} = u_{t-dq0} - u_{i-dq0}^{exp} \quad (15)$$

This means u_{t1p} in equation (12) should be maintained at while all other unwanted components must be eliminated. The compensating reference voltages in (15) are then transformed back into the abc reference frame.

By using an improved SPWM voltage control technique (since PWM control with minor loop feedback) [8], the output compensation voltage of the series VSC can be obtained.

D. Multi-Level Converter

Using the Multi level converter in the Interline Unified Power Quality Conditioner we can attain better power quality free of ripples and DC in AC content. Multi level converters use components of low rating to serve medium rated applications to reduce the overall cost. The performance of a converter with any switching strategies can be related to the harmonics contents of its output voltage. Based on converter topology they are divided into three types:

- 1) Diode clamped multilevel converter.
- 2) Flying capacitor multilevel converter.
- 3) Cascaded multilevel converter.

Cascaded multilevel converters are based on a series connection of several single phase converters. This structure is capable of reaching medium output voltage levels using only standard low voltage components. A basic structure of a cascaded MLI is shown in fig. 5.

International Journal for Research in Applied Science & Engineering Technology (IJRASET)




Fig5. Three Phase H-Bridge Cascaded Multi Level Converter

Each inverter used a dc-link voltage to generate a modulated voltage at the output terminals. The total output voltage is obtained by the sum of each individual output voltage. Three phase voltage output from a Multi-Level Converter is shown in Fig. 5.




Fig 6. Multi-level Converter Seven level Pulse Signals

A phase shift sinusoidal pulse width modulation (PS-SPWM) switching is proposed for MOSFETs in the Multi level Converters. Optimal harmonic cancellation is achieved by phase shifting each carrier by $(k-1) \pi/n$, where k is the k_{th} inverter. Where $n = (L-1)/2$ is the number of series connected single phase inverters. L is the number of switched DC levels that can be achieved in each phase leg.

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

III. ANALYSIS OF IUPQC AND SIMULATION RESULTS

The simulation Circuit of the Interline Unified Power Quality Conditioner is shown as the




Fig 7. Simulation Circuit of the IUPQC with multi level converter

This circuit is taken with the Unified Power Quality Conditioner system with the two feeder basis and by we take the two lines as such a way we can take specific problem rectification in the specified areas rather than focus on the whole systems problems at the same time. We can increase the efficiency of the UPQC through interline connection process and by we can achieve the wonderful controlling over power in the distribution system.

The Interline Unified Power Quality Conditioner is processed with the Multi level Converter as to reduce the ripple content and reactive power in the feeder systems and to reduce the DC in AC contents with this circuit construction.

A. Simulation Results

This paper describes the power quality issues majorly on the distribution system and problem solving using the power electronics devices. As such a way we take the problematic situation in the distribution systems is shown as the below




Fig 8(a). Linear loads effective currents in the feeder




Fig 8(b). Unbalanced loads effective voltages in the feeder

Here we have the source side effective ness of the voltage and current values with the deviated and effective voltages and currents in the source side with this fascinating deal. And thus we have bus 1 and bus 2 voltage and currents respectively




Fig 9(a). Bus 1 Source Voltage

International Journal for Research in Applied Science & Engineering Technology (IJRASET)




Fig 9(b). Bus 1 Source Current




Fig 9(c). Bus 2 Source Voltage




Fig 9(d). Bus 2 Source Current

- 1) *Linear Unbalanced load*: Linear Unbalanced are most frequently used loads on the power system we have the linear R-L-C load with unbalanced condition on the systems with the unbalanced currents and voltages on the feeder. The respective plots are given as below




Fig 10(a). Bus 1 linear Unbalanced load voltage




Fig 10(b). Bus 1 linear Unbalanced load currents

- 2) *Non Linear Loads*: Here we have the major fluctuating loads majorly used in the consumer localities and cause major power quality issues such as harmonic distortion and reactive power generation and also voltage fluctuations as such a way resulting waveform are given as below




Fig 10(c). Bus 1 Non Linear load currents(before application of IUPQC)

International Journal for Research in Applied Science & Engineering Technology (IJRASET)




Fig 10(d). Source side corrected bus 1 current

- 3) *Sensitive Loads*: This part of the paper discuss about the sensitive loads which are the most fluctuating loads in the distribution system which are easily effected by the power deviations and harmonic distortions and to are to maintained in a good power regulation to keep the devices in a good conditions




Fig 10(e). Bus 2 Sensitive Load currents




Fig 10(f). Bus 2 Sensitive load voltages

The DC link Voltage of Interline Unified Power Quality Conditioner is give as below,




Fig 10(g). DC Link Voltage

Thus we take the problems in the distribution system and reduce the effect and causing good power quality in the system with our Interline Unified Power Quality Conditioner as to make our distribution system provides the good quality of power to our consumers and to get the system to the stability. As in the systems we control the total harmonic distortion factor from percentage from the 16% to 5% of THD values in the simulation using IUPQC

The simulation results for the Interline Unified Power Quality Conditioner BUS1 voltage with series compensation voltage, and load voltage in feeder 1 are shown in Figure 9. The simulation results show that the voltage sag, swell, fluctuations and distortions of BUS1 voltage are compensated for by injecting the proper series voltage. In this figure, the load voltage is a three-phase sinusoidal balance voltage with regulated amplitude. In the same way BUS2 current with shunt compensation current, and load current in feeder 2 are shown in Figure 9. The simulation results show that the harmonic components and current harmonic distortions of BUS1 current are compensated for by injecting the proper shunt current. In this figure, the load current is a three-phase sinusoidal balance voltage with regulated amplitude

IV. CONCLUSION

This paper describes a new connection for a Interline unified power quality conditioner (UPQC) to improve the power quality of two feeders in a distribution system. It is demonstrated how this device is connected between two independent feeders to regulate

International Journal for Research in Applied Science & Engineering Technology (IJRASET)

the bus voltage of one of the feeders while regulating the current across a load in the other feeder. And as by using multi level converter in the IUPQC we are able to control the ripple content and DC in the AC content in the IUPQC system and as by increasing the efficiency of the device such that improving the power quality in the feeders. From the result, it can be concluded that, whenever there is a voltage swell in either of the feeders, one feeder readily compensates for the other. Total harmonic compensation of the feeder also can be controlled from 5.2%. The structure, control and capability of the IUPQC have been discussed in this paper. The efficiency of the proposed configuration has been verified through simulation studies using Mat lab.

REFERENCES

- [1] Amit Kumar Jindal, Interline Unified Power Quality Condit, IEEE TRANSACTIONS ON POWER DELIVERY, VOL. 22, NO. 1, JANUARY 2007.
- [2] Bruno W. França, Maynara A. Aredes, An Improved iUPQC Controller to Provide Additional Grid-Voltage RegulationAs a STATCOM, IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 62, NO. 3, MARCH 2015.
- [3] P. Hari Krishna Prasad1 and Dr.M.Venu Gopal Rao, MULTI CONVERTER UNIFIED POWER QUALITY CONDITIONER, International Journal of Power Control Signal and Computation (IJCSC).
- [4] Nuno Amaro, João Murta Pina, João Martins, Improved Operation of an UPQC by addition of a Superconducting Magnetic Energy Storage system, 978-1-4799-6301-0/15/\$31.00 ©2015 IEEE.
- [5] Mihir Hembram, Ayan Kumar Tudu, Mitigation of Power Quality Problems using Unified Power Quality Conditioner (UPQC), 978-1-4799-4445-3/15/\$31.00 ©2015 IEEE.
- [6] Sruthi Raghunath, Devices For Voltage InjectionConditioner (UPQC) With Different Injecting Comparative Study Of Unified Power Quality, 2014 International Conference on Circuit, Power and Computing TTechnologies [ICCPCT].
- [7] 1V.S.VENKATESAN, 2P.CHANDHRA SEKHAR, 3R.A.DESHPANDE, 4V.MURALIDHARA, INTERLINE UNIFIED POWER QUALITY CONDITIONER: DESIGN AND SIMULATION, International Journal of Electrical, Electronics and Data Communication, ISSN: 2320-2084.
- [8] A. Rajesh, K.S.V. Phani Kumar and Dr.K.Sumanth P, Enhancement of Power Quality Using MulticonverterUnified Power-Quality Conditioning System, International Journal of Emerging Trends in Electrical and Electronics.
- [9] David Voraganti, Modeling and Controlling of MC-UPQC to Enhance Power Quality, INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY.
- [10] Dr. M. Surya Kalavathi1 , K.K. Vasishta Kumar2, Mohd. Zabi, Fuzzy Based Interline Unified Power Quality Conditioner for Power Quality Enhancement, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
- [11] Hugo A. Ramos-Carranza1, Aurelio Medina, Single harmonic active power line conditioner for harmonic distortion control in power networks, IET Power Electron., 2014, Vol. 7, Iss. 9, pp. 2218–2226
- [12] Amit Kumar Jindal, Interline Unified Power Quality Conditioner, IEEE TRANSACTIONS ON POWER DELIVERY, VOL. 22, NO. 1, JANUARY 2007
- [13] Hameed Mohammed Abdul 2 P.V.Kishore, Multi converter Unified Power-Quality Conditioning for multi feeder System, International Journal of Engineering Research and Applications (IJERA)
- [14] G.Kumaraswamy1, Y.Rajasekhar Reddy2,Ch.Harikrishna3, Design of Interline Unified Power Quality Conditioner for Power Quality Disturbances using Simulink, International Journal of Advancements in Research & Technology, Volume 1, Issue 5, October-2012
- [15] K DURGA SYAM PRASAD1, DR.CH. SAI BABU2, SUSHMA YADLAPALLI3, K.SRAVANTHI, Enhancement Interline Power Quality Using MC-UPQC with Artificial Neural Network Technique, International Journal of Engineering Research and Applications (IJERA)
- [16] N.M.Subhani1, N.Samba Siva Rao, Design and Simulation of Dual Unified Power Quality Conditioner with Fuzzy Logic Controller for Power Quality Improvement, International Journal of Engineering Research and Development
- [17] M.K.Elango 1, C.Vengatesh, Improvement of Power Quality Using a Hybrid Interline UPQC, International Journal of Engineering and Technology (IJET)
- [18] K.Sandhya1, Dr.A.Jaya Laxmi2 and Dr.M.P.Soni3, Interline Power Quality Conditioner for Power Quality Improvement, international journal of emerging trends an technology in computer science

BIOGRAPHIES

N. Bharath Kumar received his B. Tech degree in Electrical & Electronics Engineering from Dhanekula Institute of Engg & Tech (Ganguru) in 2014 and (M. Tech) in Power Electronics From MIC college of Science and Tech, Kanchikacharla.

B.R. Narendra M.tech is currently working as Associate professor in MIC College of Science and Tech, Kanchikacharla.



10.22214/IJRASET



45.98



IMPACT FACTOR:
7.129



IMPACT FACTOR:
7.429



INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089  (24*7 Support on Whatsapp)