



# **iJRASET**

International Journal For Research in  
Applied Science and Engineering Technology



---

# **INTERNATIONAL JOURNAL FOR RESEARCH**

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

---

**Volume: 5      Issue: IX      Month of publication: September 2017**

**DOI: <http://doi.org/10.22214/ijraset.2017.9010>**

**[www.ijraset.com](http://www.ijraset.com)**

**Call: ☎ 08813907089**

**E-mail ID: [ijraset@gmail.com](mailto:ijraset@gmail.com)**

# TSOP And TSON Testability Analysis And Realizations Of Domino VLSI CMOS Logic

Naresh Chandra Agrawal<sup>1</sup>, Anil Kumar<sup>2</sup>

<sup>1</sup>Research scholar, <sup>2</sup>Assistant Professor

Deptt. of ECE, SHUATS, Allahabad, UP, India

**Abstract:** The design for TSOP and TSON fault testability analysis and realizations of Domino VLSI CMOS Logic has been proposed. Domino VLSI CMOS circuits are fast dynamic CMOS circuits and hence suitable for fast and critical circuit applications. The proposed design beat the charge sharing difficulty with enhanced testability using faults TSOP and TSON. Furthermore, increase in number of transistors in the circuits, the proposed scheme shows uninterrupted power decrement in contrast to other schemes.

**Keywords:** Domino, Testability, Precharge, TSOP and TSON

## I. INTRODUCTION

Domino logic, with faster switching speed and required less silicon area. Hence, characteristic [1-4] of Domino circuits have been used in high performance critical circuits like microprocessors [5-7]. Dynamic CMOS logic has more advantage in terms of testability. The natural problem with Domino CMOS circuit, it suffer from noise margin trouble. Due to charge redistribution between parasitic capacitances at the internal nodes of the circuit gives false output. [8]. Domino logic has single clock used to precharge the dynamic node during precharge phase in NMOS network. When Clock = 0 the dynamic node is charged to logic 1 through the PMOS MCP. Output is discharged to logic 0. When clock is = 1 problem may be evaluated through the PDN. For the period of evaluation phase, transition of node F (F') can be 0 or 1. Depending on the input conditions in evaluation phase, Dynamic node F, if left floating PDN is in open state, hence charge leakage from dynamic node F' due to leakage currents. Keeper transistors are used to avoid this problem. [9-10].

## II. LITERATURE REVIEW

TSOP and TSON testability problem, for the secondary precharge transistors, to put them on a chain from V<sub>DD</sub>, passes through all inner node, be precharged, and ends at the output of the dynamic gate, in Figure 1(a) & (b)




Figure 1(a) and (b).: Reported testable Domino Circuit.

### III. PROPOSED WORK

A TSOP and TSON fault, testability analysis technique has been proposed to overcome the fault detection problem associated with the secondary precharge transistors. Hence numbers of PMOS transistors from  $V_{DD}$ , through critical internal nodes and ends at the node  $F'$ . Also change the position of clocked NMOS (Figure 2 (a) & (b)) and placed between NMOS blocks. Add one activation MAN with one inverter in the logic.




Figure 2 (a) & (b) Modified testable Domino Circuit .

### IV. SIMULATION RESULT

The following parameters performance are evaluated Power dissipation, Propagation delay and power- delay product using Synopsys HSpice. using 0.18- $\mu$ m CMOS VLSI technology for Design Testability [11-12]. The Power, Energy and Delay calculation for various configurations are shown in Table I to Table VI.

Table I : Power & Energy (Equal Size Transistors)

Type/Size	2	3	4	5	6	7	8	9	10
Std.M. Power	22.1 $\mu$	26.7 $\mu$	31.8 $\mu$	36.5 $\mu$	41.2 $\mu$	46.7 $\mu$	49.3 $\mu$	55.7 $\mu$	60.3 $\mu$
I Power	24.7 $\mu$	29.6 $\mu$	33.6 $\mu$	38.3 $\mu$	43.5 $\mu$	47.1 $\mu$	52.9 $\mu$	55.3 $\mu$	58.9 $\mu$
II Power	38.5 $\mu$	36.4 $\mu$	49.8 $\mu$	55.4 $\mu$	61.8 $\mu$	67.5 $\mu$	73.8 $\mu$	79.2 $\mu$	86.3 $\mu$
Prop. Sch. Power	25.1 $\mu$	26.2 $\mu$	30.9 $\mu$	32.2 $\mu$	35.1 $\mu$	37.2 $\mu$	40.2 $\mu$	42.9 $\mu$	45.7 $\mu$
Std.M. Energy	1.77f	2.33f	3.1f	3.97f	4.66f	5.89f	6.64f	8.16f	9.35f
I Energy	3.16f	4.30f	5.41f	6.73f	8.02f	9.7f	11.2f	11.7f	14.1f
II. Energy	4.03f	4.4f	6.11f	7.36f	8. 2f	10.1f	11.8f	13.8f	15.1f
Prop. Sch. Energy	3.21f	3.2f	3.44f	3.90f	4.34f	4.35f	5.14f	5.08f	6.10f

Table II: Delay (Equal Size Transistors)

Type/Size	2	3	4	5	6	7	8	9	10
Std.Multi.Delay	86p	97p	104p	117p	123p	135p	141p	155p	161p
I Delay	131p	143p	158p	172p	186p	208p	219p	232p	246p
II Delay	106p	125p	127p	135p	144p	157p	167p	181p	188p
Prop. Sch. Delay	131p	121p	122p	125p	130p	131p	141p	142p	144p

Table III: Power & Energy (Equal Energy Design)

Type/Size	2	3	4	5	6	7	8	9	10
I Power	24.8 $\mu$	28.9 $\mu$	33.1 $\mu$	38.2 $\mu$	42.4 $\mu$	46.8 $\mu$	53.7 $\mu$	54.5 $\mu$	58.9 $\mu$
II Power	38.3 $\mu$	43.6 $\mu$	49.8 $\mu$	54.9 $\mu$	52.5 $\mu$	66.6 $\mu$	72.9 $\mu$	78.8 $\mu$	84.2 $\mu$
Prop. Sch. Power	25.7 $\mu$	26.9 $\mu$	28.9 $\mu$	31.8 $\mu$	32.9 $\mu$	35.6 $\mu$	37.5 $\mu$	39.9 $\mu$	42.2 $\mu$
1. Energy	3.39f	4.54f	5.67f	6.89f	8.78f	9.89f	12.03f	12.7f	14.8f
2 energy	3.83f	4.89f	6.09f	7.32f	7.38f	10.2f	11.54f	13.43f	15.7f
Prop. Sch. Energy	3.48f	3.19f	3.61f	3.92f	4.16f	4.66f	4.93f	5.47f	5.89f

Table IV: Delay (Equal Energy Design)

Type/Size	2	3	4	5	6	7	8	9	10
I Delay	129p	145p	159p	172p	190p	205p	218p	231p	243p
II Delay	101p	111p	119p	128p	140p	151p	162p	172p	183p
Prop. Sch. Delay	133p	117p	124p	126p	128p	132p	133p	138p	139p

Table V: Power & Energy (Equal Evaluation Design)

Type/Size	2	3	4	5	6	7	8	9	10
I Power	24.1 $\mu$	29.3 $\mu$	33.6 $\mu$	37.3 $\mu$	41.2 $\mu$	46.1 $\mu$	48.4 $\mu$	53.1 $\mu$	57.3 $\mu$
II Power	37.9 $\mu$	42.6 $\mu$	47.9 $\mu$	53.4 $\mu$	60.1 $\mu$	65.2 $\mu$	70.9 $\mu$	77.2 $\mu$	82.1 $\mu$
Prop. Sch. Power	25.1 $\mu$	27.3 $\mu$	30.3 $\mu$	31.4 $\mu$	35.9 $\mu$	38.2 $\mu$	42.7 $\mu$	44.2 $\mu$	48.7 $\mu$
I Energy	3.07f	4.00f	5.03f	6.15f	7.11f	8.56f	10.12f	11.6f	12.8f
II Energy	3.75f	4.82f	5.47f	6.89f	8.40f	9.67f	10.8f	12.6f	13.7f
Prop. Sch. Energy	3.21f	3.11f	3.25f	4.24f	4.43f	4.9f	5.23f	6.13f	6.83f

Table VI: Delay (Equal Evaluation Design)

Type/Size	2	3	4	5	6	7	8	9	10
I Delay	125p	133p	154p	162p	171p	189p	202p	210p	229p
II Delay	102p	103p	113p	120p	133p	141p	148p	159p	168p
Prop. Sch. Delay	128p	120p	121p	123p	128p	129p	131p	138p	142p



## V. CONCLUSION

The design for TSOP and TSON testability analysis and realizations of Domino CMOS Logic has been proposed. Domino CMOS circuits are dynamic and hence suitable for fast and critical circuit applications. Possible extensions to proposed design reduce the charge sharing difficulty with enhanced testability using faults TSOP and TSON but separate algorithm to optimize delay under a power constraint. Furthermore increase in number of transistors in the circuits the proposed scheme shows uninterrupted power decrement in contrast to other schemes.

## REFERENCES

- [1] R. H. Krambeck, C. M. Lee, and H.-F. S. Law, "High-speed compact circuits with CMOS," *IEEE J. Solid-State Circuits*, vol. 17, no. 3, pp. 614–619, Jun. 1982.
- [2] Salendra.Govindarajulu, Dr.T.Jayachandra Prasad, C.Sreelakshmi, Chandrakala, U.Thirumalesh, "Energy-Efficient, Noise-Tolerant CMOS Domino VLSI Circuits in VDSM Technology", (IJACSA) International Journal of Advanced Computer Science and Applications, Volume 2, No. 4, 2011.
- [3] C. Cornelius, S. Koppe, and D. Timmermann, "Dynamic circuit techniques in deep submicron technologies: Domino logic reconsidered," in *Proc. Int. Conf. IC Des. Tech. (ICICDT)*, 2006, pp.53–56.
- [4] K. Bernstein, J. Ellis-Monaghan, and E. Nowak, "High-speed design styles leverage IBM technology process," *IBM Micro News*, vol. 4, no. 3, pp. 1–7, 1998.
- [5] R. Heald, K. Aingaran, C. Amir, and M. Ang *et al.*, "A third-generation SPARC V9 64-b microprocessor," *IEEE J. Solid-State Circuits*, vol. 35, no. 11, pp. 1526–1538, Nov. 2000.
- [6] S. D. Naffziger, G. Colon-Bonet, T. Fischer, R. Riedlinger, T. J. Sullivan, and T. Grutkowski, "The implementation of the Itanium 2 microprocessor," *IEEE J. Solid-State Circuits*, vol. 37, no. 11, pp. 1448–1460, Nov. 2002.
- [7] S. Wijerante, N. Siddaiah, S. Mathew, M. Anders, R. Krishnamurthy, J. Anderson, S. Hwang, M. Ernest, and M. Nardin, "A 9 GHz 65 nm Intel Pentium 4 processor integer execution core," in *Proc. Int. Solid-State Circuits Conf. (ISSCC)*, 2006, pp. 353–355.
- [8] N. Jha and S. Gupta, *Testing of Digital Systems*. Cambridge, U.K.: Cambridge Univ. Press, 2003.
- [9] J. A. Pretorius, A. S. Shubat, and A. T. Salama, "Charge redistribution and noise margins in Domino CMOS logic," *IEEE Trans. Circuits Syst.*, vol. 33, no. 8, pp. 786–793, Aug. 1986.
- [10] J. M. Rabaey, A. Chandrakasan, and B. Nikolic, *Digital Integrated Circuits: A Design Perspective*. Englewood Cliffs, NJ: Prentice-Hall, 2003.
- [11] R. L. Wadsack, "Fault modelling and logic simulation of CMOS and MOS integrated circuits," *Bell Syst. Tech. J.*, vol. 57, pp.1449–1474, 1978.
- [12] Themistoklis Haniotakis, Yiorgos Tsiatouhas, Dimitris Nikolos, Constantine Efstathiou "Testable Designs of Multiple Precharge Domino Circuits," *IEEE Transactions on Very Large scale Integration (VLSI) Systems*, vol. 15, No. 4, pp. 461–465, April 2007.







10.22214/IJRASET



45.98



IMPACT FACTOR:  
7.129



IMPACT FACTOR:  
7.429



# INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089  (24\*7 Support on Whatsapp)