Certificate

It is here by certified that the paper ID : IJRASET5343, entitled

A Review: Design of 16 bit Arithmetic and Logical unit using Vivado 14.7 and Implementation on Basys 3 FPGA Board

_by_

Prachi Sharma

after review is found suitable and has been published in
Volume 4, Issue VIII, August 2016

_in_

International Journal for Research in Applied Science &
Engineering Technology

(International Peer Reviewed and Refereed Journal)

Good luck for your future endeavors

Editor in Chief, iJRASET

Certificate

It is here by certified that the paper ID : IJRASET5343, entitled

A Review: Design of 16 bit Arithmetic and Logical unit using Vivado 14.7 and Implementation on Basys 3 FPGA Board

by

Rama Laxmi

after review is found suitable and has been published in
Volume 4, Issue VIII, August 2016
in

International Journal for Research in Applied Science &
Engineering Technology
(International Peer Reviewed and Refereed Journal)
Good luck for your future endeavors

Editor in Chief, iJRASET

ISRA Journal Impact
Factor : 7.429

45.98
INDEX COPERNICUS

THOMSON REUTERS
Researcher ID: N-9681-2016

10.22214/IJRASET
doi cross ref

TOGETHER WE REACH THE GOAL
SJIF 7.429

iJRASET

Certificate

It is here by certified that the paper ID : IJRASET5343, entitled

A Review: Design of 16 bit Arithmetic and Logical unit using Vivado 14.7 and Implementation on Basys 3 FPGA Board

_by_

Arun Kumar Mishra

after review is found suitable and has been published in Volume 4, Issue VIII, August 2016

_in_

International Journal for Research in Applied Science & Engineering Technology

(International Peer Reviewed and Refereed Journal)

Good luck for your future endeavors

Editor in Chief, iJRASET