Realisation of Digital Memory Unit Using VHDL And FPGA

Abstract

The design process involves defining the RAM\'s architecture using VHDL, which includes address decoding, data input/output mechanisms, and clock synchronization. The functionality is validated through simulation using VHDL simulation tools, ensuring accurate read and write operations. The synthesized design is then implemented on an FPGA kit, leveraging itsreconfigurabilitytorealizetheRAM\'shardware.Testingisperformed toverifythefunctionality inareal-time environment, examining parameters such as read/write latency and data integrity. This project demonstrates the practical applicationof digitaldesignprinciples, VHDL programming,andFPGAimplementationtechniques. The 128•8 RAM module serves asafoundational component forlarger digital systems,offering scalable memory solutions forembedded and computational applications.

Introduction

Memory, particularly RAM (Random Access Memory), is essential in modern digital systems for fast data storage and retrieval. Single-Port RAM (SPR) allows either read or write operations at a time through one access port, making it suitable for simple, resource-efficient systems like embedded devices and microcontrollers.

This design focuses on implementing a 128×8 Single-Port RAM using VHDL (a hardware description language) for FPGA-based systems. FPGAs are programmable silicon chips used to create custom digital circuits. The RAM design includes components such as address bus, data bus, clock, and write-enable signals, controlled within VHDL code to manage read/write operations.

VHDL supports concurrent, modular, and platform-independent design, facilitating the simulation and synthesis of digital circuits. The synthesis process converts VHDL code into hardware implementation on FPGAs.

The paper outlines the design specifications, including memory size, clock signals, data inputs/outputs, and control signals, with simulation results validating the design’s functionality. The implemented RAM module is synthesized and tested on FPGA platforms using tools like Xilinx Vivado and ModelSim.

Single-Port RAM finds applications in embedded systems, data storage, control systems, signal processing, and rapid prototyping due to its simplicity and efficiency in managing non-simultaneous read/write operations.

Conclusion

Inthis paper,wehavesuccessfully designed and implemented al28•8Single-Port RAM usingVHDLandan FPGAkit.Thedesign leveragesVHDL\'sabilitytodescribehardwarebehavior,whiletheFPGAprovidesthehardwareplatformtovalidatethedesign.The systemperformsreadandwriteoperationscorrectly,andthedesigncanbeexpanded orintegrated intomorecomplexsystems.This implementation serves as a useful memory solution for embedded systems, prototyping, and applications requiring efficient data storage.

References

[1] Bhaskar,D.(2009).VHDLPrimer(3rded.).PearsonEducation. [2] Xilinx.(2023).VivadoDesignSuiteUserGuide. Retrieved from https://www.xilinx.com [3] .Patel,P.,&Shah,S.(2015).FPGAPrototypingByVHDLExamples: XilinxSpartan-3Version. Wiley. [4] IEEEStd1076-2008(VHDL).VHDLLanguage ReferenceManual. [5] Rabaey,J.,Chandrakasan,A.,&Nikolic,B.(2009).DigitalIntegratedCircuits:ADesign Perspective (2nd ed.). Pearson Prentice Hall. [6] Z.Ullah,M.K.Jaiswal,Y.C.ChanandR.C.C.Cheung,“FPGAImplementationofSRAM-basedTernaryContentAddressable Memory,”IEEE26th Int. Parallel and Distributed Symposium Workshops&PhdForum,pp.383-388,2012. [7] M.M.Soni,P.K.Dakhole,“FPGAImplementationofContentAddressableMemoryBasedInformationdetectionSystem,”IEEE Xplore, 2014. [8] L.M.lonescu,A.G.Mazare andG.Serban,“FPGAlmplementationofanAssociative ContentAddressable Memory,”Int. Conference on Applied Electronics, September, 2011. [9] Wakerly,J.F.(2000).DigitalDesign.PrinciplesandPractices.3rded.PrenticeHall. [10] Mano, M. M. (1993). Digital Design. 2nd ed. Prentice Hall. [11] Perry,D.(2002).VHDL.’Piogiamming by Example.4thed.McGraw-Hill. [12] Ashenden,P.J.(2008).TheDesigner\'sGuidetoVHDL.2nded.MorganKaufmann.

Copyright

Copyright © 2025 Soumen Pal, Srabani Roy, Jaga Bandhu Saha, Rajaasree Naskar, Surjo Saha, Moumi Saha. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.